Skip site navigation (1)Skip section navigation (2)
Date:      Sat, 9 Jan 1999 12:22:05 -0500 (EST)
From:      Kenneth Wayne Culver <culverk@wam.umd.edu>
To:        sthaug@nethelp.no
Cc:        wollman@khavrinen.lcs.mit.edu, phiber@udel.edu, current@FreeBSD.ORG
Subject:   Re: FreeBSD Celeron and Celeron ( Mendocino ) kernel patch.
Message-ID:  <Pine.GSO.3.95q.990109122113.9373A-100000@rac7.wam.umd.edu>
In-Reply-To: <13814.915901303@verdi.nethelp.no>

next in thread | previous in thread | raw e-mail | index | archive | help

On Sat, 9 Jan 1999 sthaug@nethelp.no wrote:

> > I wasn't disagreeing with that, I was just saying what I said about the
> > cache. Intel would have you believe that there is not any cache on the
> > Celeron.
> 
> There are different Celeron models. The new models (300A, 333A etc.) have
> 128 kB L2 cache on the chip. The old (non-A) models *do not* have any L2
> cache.

Oh, sorry to bother about that then. I don't follow intel too closely,
since I am eagerly waiting for the AMD K7 to arrive.

Kenneth culver


To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe freebsd-current" in the body of the message



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?Pine.GSO.3.95q.990109122113.9373A-100000>