From owner-freebsd-mobile@FreeBSD.ORG Wed Sep 22 14:35:56 2004 Return-Path: Delivered-To: freebsd-mobile@freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id A2D8A16A4CE for ; Wed, 22 Sep 2004 14:35:56 +0000 (GMT) Received: from poup.poupinou.org (poup.poupinou.org [195.101.94.96]) by mx1.FreeBSD.org (Postfix) with ESMTP id 5DD9243D49 for ; Wed, 22 Sep 2004 14:35:56 +0000 (GMT) (envelope-from ducrot@poupinou.org) Received: from ducrot by poup.poupinou.org with local (Exim) id 1CA8Dr-0007dB-00; Wed, 22 Sep 2004 16:35:55 +0200 Date: Wed, 22 Sep 2004 16:35:54 +0200 To: freebsd-mobile@freebsd.org Message-ID: <20040922143554.GX16132@poupinou.org> References: <200409210949.25803.kjelderg@sponge.dyndns.org> <20040921151934.GW16132@poupinou.org> <20040922070324.GA4985@empiric.icir.org> Mime-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20040922070324.GA4985@empiric.icir.org> User-Agent: Mutt/1.5.5.1+cvs20040105i From: Bruno Ducrot Subject: Re: [speedstep] testers wanted (Jochen Gensch) X-BeenThere: freebsd-mobile@freebsd.org X-Mailman-Version: 2.1.1 Precedence: list List-Id: Mobile computing with FreeBSD List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 22 Sep 2004 14:35:56 -0000 Hi, On Wed, Sep 22, 2004 at 12:03:25AM -0700, Bruce M Simpson wrote: > Testing on an IBM T40: > > ichist0: on motherboard > > Loads OK. sysctl dev.ichist: > > dev.ichist.0.%desc: Intel ICH4m LPC bridge > dev.ichist.0.%driver: ichist > dev.ichist.0.%parent: nexus0 > dev.ichist.0.speedstep: 0 > > However, if I try to set the status: > > empiric:~ % s sysctl dev.ichist.0.speedstep=1 > dev.ichist.0.speedstep: 0 -> 0 > > ...nothing happens. Likely the BIOS don't set access to the SS_CTL IO register at POST either because it do not detect a valid processor (PIII-M or P4-M), or because it has set an SMI handler in order to change frequency/voltage. There is also a good luck that a single call to the SMI may change this situation (via either an intel propritary interface for early PIII-M, or from ACPI for newer). Under Linux, we set unconditionnaly the access to this IO because at the time we wrote this one, we didn't knew how to correctly call the bios (much more due to non access to documentation), but we knew how to detect if a processor is speedstep capable (well, actually there is still some little trouble with earlier PIII). -- Bruno Ducrot -- Which is worse: ignorance or apathy? -- Don't know. Don't care.