Date: Tue, 13 Oct 2015 03:10:04 +0000 (UTC) From: "Conrad E. Meyer" <cem@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r289205 - head/sys/dev/ntb/ntb_hw Message-ID: <201510130310.t9D3A4Uq043786@repo.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: cem Date: Tue Oct 13 03:10:04 2015 New Revision: 289205 URL: https://svnweb.freebsd.org/changeset/base/289205 Log: NTB: MFV 87034511: Correct Number of Scratch Pad Registers The NTB Xeon hardware has 16 scratch pad registers and 16 back-to-back scratch pad registers. Correct the #define to represent this and update the variable names to reflect their usage. Authored by: Jon Mason Obtained from: Linux Sponsored by: EMC / Isilon Storage Division Modified: head/sys/dev/ntb/ntb_hw/ntb_regs.h Modified: head/sys/dev/ntb/ntb_hw/ntb_regs.h ============================================================================== --- head/sys/dev/ntb/ntb_hw/ntb_regs.h Tue Oct 13 02:34:41 2015 (r289204) +++ head/sys/dev/ntb/ntb_hw/ntb_regs.h Tue Oct 13 03:10:04 2015 (r289205) @@ -37,7 +37,7 @@ #define XEON_MSIX_CNT 4 #define XEON_MAX_SPADS 16 -#define XEON_MAX_COMPAT_SPADS 8 +#define XEON_MAX_COMPAT_SPADS 16 /* Reserve the uppermost bit for link interrupt */ #define XEON_MAX_DB_BITS 15 #define XEON_DB_BITS_PER_VEC 5
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201510130310.t9D3A4Uq043786>