Skip site navigation (1)Skip section navigation (2)
Date:      Sun, 12 Apr 2009 03:03:55 +0000 (UTC)
From:      Nathan Whitehorn <nwhitehorn@FreeBSD.org>
To:        cvs-src-old@freebsd.org
Subject:   cvs commit: src/sys/powerpc/aim machdep.c src/sys/powerpc/include hid.h spr.h
Message-ID:  <200904120304.n3C345l4056883@repoman.freebsd.org>

next in thread | raw e-mail | index | archive | help
nwhitehorn    2009-04-12 03:03:55 UTC

  FreeBSD src repository

  Modified files:
    sys/powerpc/aim      machdep.c 
    sys/powerpc/include  hid.h spr.h 
  Log:
  SVN rev 190953 on 2009-04-12 03:03:55Z by nwhitehorn
  
  Rework the way we get the cacheline size. Instead of having a table of
  CPUs known to use 128 byte cache lines and defaulting to 32, use the dcbz
  instruction to measure it. Also make dcbz behave the way you would
  expect on PPC 970.
  
  Revision  Changes    Path
  1.123     +38 -13    src/sys/powerpc/aim/machdep.c
  1.7       +2 -0      src/sys/powerpc/include/hid.h
  1.14      +2 -0      src/sys/powerpc/include/spr.h



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200904120304.n3C345l4056883>