Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 8 May 2023 13:09:19 +0000
From:      Souradeep Chakrabarti <schakrabarti@microsoft.com>
To:        Kyle Evans <kevans@freebsd.org>
Cc:        Wei Hu <weh@microsoft.com>, "freebsd-hackers@FreeBSD.org" <freebsd-hackers@freebsd.org>
Subject:   enabling same PPI interrupt to all CPU in ARM64 SMP
Message-ID:  <KL1P15301MB053251337F40AE212142E1E1CC719@KL1P15301MB0532.APCP153.PROD.OUTLOOK.COM>

next in thread | raw e-mail | index | archive | help
Hi ,

While using SMP in ARM64 Hyper-V we are getting stuck in boot if there is a=
 interrupt for
VMBus coming to CPU1 and VMBus interrupt handler is not getting that interr=
upt.

In ARM64 Hyper-V we are using IRQ18 for VMBus and it is a PPI interrupt.

But Hypev-V host sends interrupt to this IRQ 18 for both CPU0 and CPU1 in 2=
CPU system.
This is based on the corresponding VMBus channel which assigned with the CP=
U.

Now VMBus ISR is getting the interrupt in CPU0 but not getting from CPU1.
Any idea, how we can use the same PPI 18 for all the CPU cores?

Any help will be appreciated, as this is blocking the enablement of FreeBSD=
 in Azure ARM64.

Thanks,
Souradeep





Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?KL1P15301MB053251337F40AE212142E1E1CC719>