From owner-p4-projects@FreeBSD.ORG Tue Feb 26 14:14:58 2008 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 5FF561065678; Tue, 26 Feb 2008 14:14:58 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 214401065671 for ; Tue, 26 Feb 2008 14:14:58 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 1595213C46A for ; Tue, 26 Feb 2008 14:14:58 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id m1QEEviD046224 for ; Tue, 26 Feb 2008 14:14:57 GMT (envelope-from rrs@cisco.com) Received: (from perforce@localhost) by repoman.freebsd.org (8.14.1/8.14.1/Submit) id m1QEEvQx046221 for perforce@freebsd.org; Tue, 26 Feb 2008 14:14:57 GMT (envelope-from rrs@cisco.com) Date: Tue, 26 Feb 2008 14:14:57 GMT Message-Id: <200802261414.m1QEEvQx046221@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to rrs@cisco.com using -f From: "Randall R. Stewart" To: Perforce Change Reviews Cc: Subject: PERFORCE change 136240 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 26 Feb 2008 14:14:58 -0000 http://perforce.freebsd.org/chv.cgi?CH=136240 Change 136240 by rrs@rrs-mips2-jnpr on 2008/02/26 14:14:27 For octeon we use di/ei (this should be generalized with a ifdef for mips64 or something). Affected files ... .. //depot/projects/mips2-jnpr/src/sys/mips/mips/psraccess.S#4 edit Differences ... ==== //depot/projects/mips2-jnpr/src/sys/mips/mips/psraccess.S#4 (text+ko) ==== @@ -130,17 +130,41 @@ LEAF(disableintr) +#ifdef TARGET_OCTEON + .set mips64 + .word 0x041626000 #di v0 + +#if defined(ISA_MIPS32) + .set mips32 +#elif defined(ISA_MIPS64) + .set mips64 +#elif defined(ISA_MIPS3) + .set mips3 +#endif +#else mfc0 v0, COP_0_STATUS_REG # read status register nop and v1, v0, ~SR_INT_ENAB mtc0 v1, COP_0_STATUS_REG # disable all interrupts MIPS_CPU_NOP_DELAY and v0, SR_INT_ENAB # return old interrupt enable +#endif j ra nop END(disableintr) LEAF(set_intr_mask) +#ifdef TARGET_OCTEON + .set mips64 + .word 0x041626020 #ei v0 +#if defined(ISA_MIPS32) + .set mips32 +#elif defined(ISA_MIPS64) + .set mips64 +#elif defined(ISA_MIPS3) + .set mips3 +#endif +#else li t0, SR_INT_MASK # 1 means masked so invert. not a0, a0 # 1 means masked so invert. and a0, t0 # 1 means masked so invert. @@ -151,6 +175,7 @@ mtc0 v1, COP_0_STATUS_REG MIPS_CPU_NOP_DELAY move v0, v1 +#endif jr ra nop @@ -167,6 +192,7 @@ END(get_intr_mask) + LEAF(getsr) mfc0 v0, COP_0_STATUS_REG