From owner-svn-src-all@FreeBSD.ORG Sat Oct 1 08:54:55 2011 Return-Path: Delivered-To: svn-src-all@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 21214106564A; Sat, 1 Oct 2011 08:54:55 +0000 (UTC) (envelope-from adrian.chadd@gmail.com) Received: from mail-vx0-f182.google.com (mail-vx0-f182.google.com [209.85.220.182]) by mx1.freebsd.org (Postfix) with ESMTP id 895D08FC1C; Sat, 1 Oct 2011 08:54:54 +0000 (UTC) Received: by vcbf13 with SMTP id f13so2630836vcb.13 for ; Sat, 01 Oct 2011 01:54:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=mime-version:sender:in-reply-to:references:date :x-google-sender-auth:message-id:subject:from:to:cc:content-type; bh=y8L1U2w3rK/oMROABPCkl5ap26qgV1aI7Zl0387MpRg=; b=voyzUV9CJudyLS2He/4+glEZlyV/qxgGbLjzwe7tjfC7ogFHzTfaNU3GzW6jw3NkqB WdnzdfaM79yWYhKOjY0KHkcUY0LDr+OhVh/DmzqNlSMwe+G0IbF/5RLFNi/ZQDlA331J aioyA8C4HsiK2rbVBdXVWPldP28WfvDkFXmfw= MIME-Version: 1.0 Received: by 10.52.98.167 with SMTP id ej7mr2366992vdb.529.1317459293713; Sat, 01 Oct 2011 01:54:53 -0700 (PDT) Sender: adrian.chadd@gmail.com Received: by 10.52.161.138 with HTTP; Sat, 1 Oct 2011 01:54:53 -0700 (PDT) In-Reply-To: References: <201110010556.p915uQH6003016@svn.freebsd.org> Date: Sat, 1 Oct 2011 16:54:53 +0800 X-Google-Sender-Auth: PxoeIInuPAZFKHE6FlwEeY2UoLQ Message-ID: From: Adrian Chadd To: "Jayachandran C." Content-Type: text/plain; charset=ISO-8859-1 Cc: svn-src-head@freebsd.org, svn-src-all@freebsd.org, src-committers@freebsd.org Subject: Re: svn commit: r225892 - head/sys/mips/mips X-BeenThere: svn-src-all@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: "SVN commit messages for the entire src tree \(except for " user" and " projects" \)" List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 01 Oct 2011 08:54:55 -0000 .. and somehow linux mips code does do a variety of WAIT-y things; how is it they don't have the interrupt handling issues we do? Is it because they're doing preemption? If so, how do they accurately handle hz clock pulses when an interrupt may preempt things just before that wait instruction occurs? Adrian