Skip site navigation (1)Skip section navigation (2)
Date:      Tue, 20 Mar 2001 07:40:06 -0800
From:      "David O'Brien" <obrien@FreeBSD.ORG>
To:        "Andrei A. Dergatchev" <A.Dergatchev@tn.utwente.nl>
Cc:        freebsd-alpha@FreeBSD.ORG
Subject:   Re: Adaptec 2940UW booting problems
Message-ID:  <20010320074006.A16649@dragon.nuxi.com>
In-Reply-To: <3AB6E2D4.C50EB5D3@tn.utwente.nl>; from A.Dergatchev@tn.utwente.nl on Tue, Mar 20, 2001 at 05:55:49AM %2B0100
References:  <E14f2gf-000HIA-00@post.mail.nl.demon.net> <3AB673B9.A3D4811@ele.etsmtl.ca> <20010319131435.A68464@dragon.nuxi.com> <3AB6DCAC.70601@ele.etsmtl.ca> <20010319203731.A74433@dragon.nuxi.com> <3AB6E209.EDB01281@tn.utwente.nl> <3AB6E2D4.C50EB5D3@tn.utwente.nl>

next in thread | previous in thread | raw e-mail | index | archive | help
On Tue, Mar 20, 2001 at 05:55:49AM +0100, Andrei A. Dergatchev wrote:
> Sigh, should have taken my morning coffee first :-( sorry
> > I trust it is L2 cache which is meant here, not 8KB of L1 :-)
> 
> Or even most likely 1Mb of off chip L3 :-)

NOPE.  The PC164SX does not have L3 cache.  That's why I bought a PWS to
replace mine.  From the "AlphaPC 164SX Motherboard" User's Manual:

    L1 Icache   16KB, direct-mapped, instruction cache on the CPU chip
    L1 Dcache   8KB, direct-mapped, data cache on the CPU chip
    L2 backup cache   Onboard 1MB, direct-mapped, synchronous SSRAM
                      backup cache with 128-bit data path

To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe freebsd-alpha" in the body of the message




Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?20010320074006.A16649>