From owner-svn-src-stable@FreeBSD.ORG Sat Dec 14 01:15:27 2013 Return-Path: Delivered-To: svn-src-stable@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [8.8.178.115]) (using TLSv1 with cipher ADH-AES256-SHA (256/256 bits)) (No client certificate requested) by hub.freebsd.org (Postfix) with ESMTPS id A19F5934; Sat, 14 Dec 2013 01:15:27 +0000 (UTC) Received: from svn.freebsd.org (svn.freebsd.org [IPv6:2001:1900:2254:2068::e6a:0]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mx1.freebsd.org (Postfix) with ESMTPS id 81AF8126B; Sat, 14 Dec 2013 01:15:27 +0000 (UTC) Received: from svn.freebsd.org ([127.0.1.70]) by svn.freebsd.org (8.14.7/8.14.7) with ESMTP id rBE1FRtx018220; Sat, 14 Dec 2013 01:15:27 GMT (envelope-from ian@svn.freebsd.org) Received: (from ian@localhost) by svn.freebsd.org (8.14.7/8.14.7/Submit) id rBE1FRhv018218; Sat, 14 Dec 2013 01:15:27 GMT (envelope-from ian@svn.freebsd.org) Message-Id: <201312140115.rBE1FRhv018218@svn.freebsd.org> From: Ian Lepore Date: Sat, 14 Dec 2013 01:15:27 +0000 (UTC) To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-10@freebsd.org Subject: svn commit: r259379 - in stable/10/sys: arm/at91 dev/nand X-SVN-Group: stable-10 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-BeenThere: svn-src-stable@freebsd.org X-Mailman-Version: 2.1.17 Precedence: list List-Id: SVN commit messages for all the -stable branches of the src tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 14 Dec 2013 01:15:27 -0000 Author: ian Date: Sat Dec 14 01:15:26 2013 New Revision: 259379 URL: http://svnweb.freebsd.org/changeset/base/259379 Log: MFC r258828: Add a nand flash controller driver for Atmel at91 family. Tested only on at91rm9200 so far. Added: stable/10/sys/dev/nand/nfc_at91.c - copied unchanged from r258828, head/sys/dev/nand/nfc_at91.c Modified: stable/10/sys/arm/at91/files.at91 Directory Properties: stable/10/ (props changed) Modified: stable/10/sys/arm/at91/files.at91 ============================================================================== --- stable/10/sys/arm/at91/files.at91 Sat Dec 14 01:14:38 2013 (r259378) +++ stable/10/sys/arm/at91/files.at91 Sat Dec 14 01:15:26 2013 (r259379) @@ -5,7 +5,7 @@ arm/at91/at91_machdep.c standard arm/at91/at91.c standard arm/at91/at91_cfata.c optional at91_cfata arm/at91/at91_mci.c optional at91_mci -arm/at91/at91_nand.c optional nand +dev/nand/nfc_at91.c optional nand arm/at91/at91_pio.c standard arm/at91/at91_pmc.c standard arm/at91/at91_pit.c optional at91sam9 Copied: stable/10/sys/dev/nand/nfc_at91.c (from r258828, head/sys/dev/nand/nfc_at91.c) ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ stable/10/sys/dev/nand/nfc_at91.c Sat Dec 14 01:15:26 2013 (r259379, copy of r258828, head/sys/dev/nand/nfc_at91.c) @@ -0,0 +1,258 @@ +/*- + * Copyright (C) 2013 Ian Lepore. + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * 1. Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS + * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT + * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY + * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF + * SUCH DAMAGE. + */ + +/* + * Atmel at91-family integrated NAND controller driver. + * + * This code relies on the board setup code (in at91/board_whatever.c) having + * set up the EBI and SMC registers appropriately for whatever type of nand part + * is on the board. + */ + +#include +__FBSDID("$FreeBSD$"); + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#include +#include +#include "nfc_if.h" + +/* + * Data cycles are triggered by access to any address within the EBI CS3 region + * that has A21 and A22 clear. Command cycles are any access with bit A21 + * asserted. Address cycles are any access with bit A22 asserted. + * + * XXX The atmel docs say that any address bits can be used instead of A21 and + * A22; these values should be configurable. + */ +#define AT91_NAND_DATA 0 +#define AT91_NAND_COMMAND (1 << 21) +#define AT91_NAND_ADDRESS (1 << 22) + +struct at91_nand_softc { + struct nand_softc nand_sc; + struct resource *res; +}; + +static int at91_nand_attach(device_t); +static int at91_nand_probe(device_t); +static uint8_t at91_nand_read_byte(device_t); +static void at91_nand_read_buf(device_t, void *, uint32_t); +static int at91_nand_read_rnb(device_t); +static int at91_nand_select_cs(device_t, uint8_t); +static int at91_nand_send_command(device_t, uint8_t); +static int at91_nand_send_address(device_t, uint8_t); +static void at91_nand_write_buf(device_t, void *, uint32_t); + +static inline u_int8_t +dev_read_1(struct at91_nand_softc *sc, bus_size_t offset) +{ + return bus_read_1(sc->res, offset); +} + +static inline void +dev_write_1(struct at91_nand_softc *sc, bus_size_t offset, u_int8_t value) +{ + bus_write_1(sc->res, offset, value); +} + +static int +at91_nand_probe(device_t dev) +{ + + device_set_desc(dev, "AT91 Integrated NAND controller"); + return (BUS_PROBE_DEFAULT); +} + +static int +at91_nand_attach(device_t dev) +{ + struct at91_nand_softc *sc; + int err, rid; + + sc = device_get_softc(dev); + rid = 0; + sc->res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &rid, + RF_ACTIVE); + if (sc->res == NULL) { + device_printf(dev, "could not allocate resources!\n"); + return (ENXIO); + } + + nand_init(&sc->nand_sc, dev, NAND_ECC_SOFT, 0, 0, NULL, NULL); + + err = nandbus_create(dev); + + return (err); +} + +static int +at91_nand_send_command(device_t dev, uint8_t command) +{ + struct at91_nand_softc *sc; + + /* nand_debug(NDBG_DRV,"at91_nand_send_command: 0x%02x", command); */ + + sc = device_get_softc(dev); + dev_write_1(sc, AT91_NAND_COMMAND, command); + return (0); +} + +static int +at91_nand_send_address(device_t dev, uint8_t addr) +{ + struct at91_nand_softc *sc; + + /* nand_debug(NDBG_DRV,"at91_nand_send_address: x%02x", addr); */ + + sc = device_get_softc(dev); + dev_write_1(sc, AT91_NAND_ADDRESS, addr); + return (0); +} + +static uint8_t +at91_nand_read_byte(device_t dev) +{ + struct at91_nand_softc *sc; + uint8_t data; + + sc = device_get_softc(dev); + data = dev_read_1(sc, AT91_NAND_DATA); + + /* nand_debug(NDBG_DRV,"at91_nand_read_byte: 0x%02x", data); */ + + return (data); +} + + +static void +at91_nand_dump_buf(const char *op, void* buf, uint32_t len) +{ + int i; + uint8_t *b = buf; + + printf("at91_nand_%s_buf (hex):", op); + for (i = 0; i < len; i++) { + if ((i & 0x01f) == 0) + printf("\n"); + printf(" %02x", b[i]); + } + printf("\n"); +} + +static void +at91_nand_read_buf(device_t dev, void* buf, uint32_t len) +{ + struct at91_nand_softc *sc; + + sc = device_get_softc(dev); + + bus_read_multi_1(sc->res, AT91_NAND_DATA, buf, len); + + if (nand_debug_flag & NDBG_DRV) + at91_nand_dump_buf("read", buf, len); +} + +static void +at91_nand_write_buf(device_t dev, void* buf, uint32_t len) +{ + struct at91_nand_softc *sc; + + sc = device_get_softc(dev); + + if (nand_debug_flag & NDBG_DRV) + at91_nand_dump_buf("write", buf, len); + + bus_write_multi_1(sc->res, AT91_NAND_DATA, buf, len); +} + +static int +at91_nand_select_cs(device_t dev, uint8_t cs) +{ + + if (cs > 0) + return (ENODEV); + + return (0); +} + +static int +at91_nand_read_rnb(device_t dev) +{ +#if 0 + /* + * XXX There's no way for this code to know which GPIO pin (if any) is + * attached to the chip's RNB line. Not to worry, nothing calls this; + * at higher layers, all the nand code uses status commands. + */ + uint32_t bits; + + bits = at91_pio_gpio_get(AT91RM92_PIOD_BASE, AT91C_PIO_PD15); + nand_debug(NDBG_DRV,"at91_nand: read_rnb: %#x", bits); + return (bits != 0); /* ready */ +#endif + panic("at91_nand_read_rnb() is not implemented\n"); + return (0); +} + +static device_method_t at91_nand_methods[] = { + DEVMETHOD(device_probe, at91_nand_probe), + DEVMETHOD(device_attach, at91_nand_attach), + + DEVMETHOD(nfc_send_command, at91_nand_send_command), + DEVMETHOD(nfc_send_address, at91_nand_send_address), + DEVMETHOD(nfc_read_byte, at91_nand_read_byte), + DEVMETHOD(nfc_read_buf, at91_nand_read_buf), + DEVMETHOD(nfc_write_buf, at91_nand_write_buf), + DEVMETHOD(nfc_select_cs, at91_nand_select_cs), + DEVMETHOD(nfc_read_rnb, at91_nand_read_rnb), + + DEVMETHOD_END +}; + +static driver_t at91_nand_driver = { + "nand", + at91_nand_methods, + sizeof(struct at91_nand_softc), +}; + +static devclass_t at91_nand_devclass; +DRIVER_MODULE(at91_nand, atmelarm, at91_nand_driver, at91_nand_devclass, 0, 0); +