From owner-freebsd-hackers Tue May 14 08:22:05 1996 Return-Path: owner-hackers Received: (from root@localhost) by freefall.freebsd.org (8.7.3/8.7.3) id IAA17364 for hackers-outgoing; Tue, 14 May 1996 08:22:05 -0700 (PDT) Received: from Glock.COM (root@glock.com [198.82.228.165]) by freefall.freebsd.org (8.7.3/8.7.3) with ESMTP id IAA17325; Tue, 14 May 1996 08:21:52 -0700 (PDT) Received: (from mmead@localhost) by Glock.COM (8.7.3/8.7.3) id LAA08531; Tue, 14 May 1996 11:18:15 -0400 (EDT) From: "matthew c. mead" Message-Id: <199605141518.LAA08531@Glock.COM> Subject: Re: Triton chipset with 256k cache caches 32M only? To: davidg@Root.COM Date: Tue, 14 May 1996 11:18:14 -0400 (EDT) Cc: joerg_wunsch@uriah.heep.sax.de, blh@nol.net, jgreco@brasil.moneng.mei.com, hackers@freebsd.org, hardware@freebsd.org In-Reply-To: <199605141514.IAA12912@Root.COM> from "David Greenman" at May 14, 96 08:14:38 am X-Mailer: ELM [version 2.4 PL24 ME8a] MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: owner-hackers@freebsd.org X-Loop: FreeBSD.org Precedence: bulk David Greenman writes: > > I'd really like to do ECC, I just don't have the money for > >it right now. So does this ECC work the same as the ECC > >on DEC Alphas? On the Alphas, you put in 5M for every 4M > >of addressable ram. Is there a fifth simm slot on these > >motherboards where a non ECC capable motherboard would have 4? > No, it uses the parity bits. Only 8 syndrome bits are needed > for 64bit words. Hmm. So does that mean the ECC is limited to single (odd number of) bit errors? -matt -- Matthew C. Mead mmead@Glock.COM http://www.Glock.COM/~mmead/