From owner-freebsd-hackers Sun Jun 25 17:24:08 1995 Return-Path: hackers-owner Received: (from majordom@localhost) by freefall.cdrom.com (8.6.10/8.6.6) id RAA14327 for hackers-outgoing; Sun, 25 Jun 1995 17:24:08 -0700 Received: from cs.weber.edu (cs.weber.edu [137.190.16.16]) by freefall.cdrom.com (8.6.10/8.6.6) with SMTP id RAA14319 for ; Sun, 25 Jun 1995 17:24:05 -0700 Received: by cs.weber.edu (4.1/SMI-4.1.1) id AA13065; Sun, 25 Jun 95 18:16:41 MDT From: terry@cs.weber.edu (Terry Lambert) Message-Id: <9506260016.AA13065@cs.weber.edu> Subject: Re: 2.05R reboot hangs To: bde@zeta.org.au (Bruce Evans) Date: Sun, 25 Jun 95 18:16:41 MDT Cc: wpaul@skynet.ctr.columbia.edu, hackers@freebsd.org, rgrimes@gndrsh.aac.dev.com In-Reply-To: <199506252337.JAA10041@godzilla.zeta.org.au> from "Bruce Evans" at Jun 26, 95 09:37:34 am X-Mailer: ELM [version 2.4dev PL52] Sender: hackers-owner@freebsd.org Precedence: bulk > Disabled? This seems likely. The linear reset address is not > 0xF000:0xFFF0 or whatever I said before; it is actually > > %eip = 0x0000fff0 + > base(%cs) = 0xffff0000 > = 0xfffffff0 > > This has A20 and other high bits set, so it works properly iff the ROM > is shadowed in high memory at all times. Does GateA20 control A21-31? I think it wraps continuously instead of just once. That's a "yes". The shadowing isn't guaranteed (I don't think). There is also the (potential) isue of lo core data used in the reset. Terry Lambert terry@cs.weber.edu --- Any opinions in this posting are my own and not those of my present or previous employers.