From owner-svn-src-all@FreeBSD.ORG Fri Jun 11 17:28:33 2010 Return-Path: Delivered-To: svn-src-all@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 8BB5B106566C; Fri, 11 Jun 2010 17:28:33 +0000 (UTC) (envelope-from jhb@freebsd.org) Received: from cyrus.watson.org (cyrus.watson.org [65.122.17.42]) by mx1.freebsd.org (Postfix) with ESMTP id 481018FC14; Fri, 11 Jun 2010 17:28:33 +0000 (UTC) Received: from bigwig.baldwin.cx (66.111.2.69.static.nyinternet.net [66.111.2.69]) by cyrus.watson.org (Postfix) with ESMTPSA id CB62046B8E; Fri, 11 Jun 2010 13:28:32 -0400 (EDT) Received: from jhbbsd.localnet (smtp.hudson-trading.com [209.249.190.9]) by bigwig.baldwin.cx (Postfix) with ESMTPSA id E33DE8A03C; Fri, 11 Jun 2010 13:28:30 -0400 (EDT) From: John Baldwin To: Marcel Moolenaar Date: Fri, 11 Jun 2010 13:28:07 -0400 User-Agent: KMail/1.12.1 (FreeBSD/7.3-CBSD-20100217; KDE/4.3.1; amd64; ; ) References: <201006110300.o5B30X9q045387@svn.freebsd.org> <853068F6-D736-4DA3-859F-D946D096843D@samsco.org> <19B0DF11-5998-40F5-8095-8D2521B1C597@mac.com> In-Reply-To: <19B0DF11-5998-40F5-8095-8D2521B1C597@mac.com> MIME-Version: 1.0 Content-Type: Text/Plain; charset="iso-8859-1" Content-Transfer-Encoding: 7bit Message-Id: <201006111328.07875.jhb@freebsd.org> X-Greylist: Sender succeeded SMTP AUTH, not delayed by milter-greylist-4.0.1 (bigwig.baldwin.cx); Fri, 11 Jun 2010 13:28:30 -0400 (EDT) X-Virus-Scanned: clamav-milter 0.95.1 at bigwig.baldwin.cx X-Virus-Status: Clean X-Spam-Status: No, score=-2.5 required=4.2 tests=AWL,BAYES_00 autolearn=ham version=3.2.5 X-Spam-Checker-Version: SpamAssassin 3.2.5 (2008-06-10) on bigwig.baldwin.cx Cc: svn-src-head@freebsd.org, Scott Long , src-committers@freebsd.org, svn-src-all@freebsd.org Subject: Re: svn commit: r209026 - in head/sys/ia64: ia64 include X-BeenThere: svn-src-all@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: "SVN commit messages for the entire src tree \(except for " user" and " projects" \)" List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 11 Jun 2010 17:28:33 -0000 On Friday 11 June 2010 1:04:36 pm Marcel Moolenaar wrote: > > On Jun 11, 2010, at 9:12 AM, Scott Long wrote: > > > On Jun 11, 2010, at 5:51 AM, John Baldwin wrote: > >> On Thursday 10 June 2010 11:00:33 pm Marcel Moolenaar wrote: > >>> Author: marcel > >>> Date: Fri Jun 11 03:00:32 2010 > >>> New Revision: 209026 > >>> URL: http://svn.freebsd.org/changeset/base/209026 > >>> > >>> Log: > >>> Bump MAX_BPAGES from 256 to 1024. It seems that a few drivers, bge(4) > >>> in particular, do not handle deferred DMA map load operations at all. > >>> Any error, and especially EINPROGRESS, is treated as a hard error and > >>> typically abort the current operation. The fact that the busdma code > >>> queues the load operation for when resources (i.e. bounce buffers in > >>> this particular case) are available makes this especially problematic. > >>> Bounce buffering, unlike what the PR synopsis would suggest, works > >>> fine. > >>> > >>> While on the subject, properly implement swi_vm(). > >> > >> NIC drivers do not handle deferred load operations at all (note that > >> bus_dmamap_load_mbuf() and bus_dmamap_load_mbuf_sg() enforce BUS_DMA_NOWAIT). > >> It is common practice to just drop the packet in that case. > >> > > > > Yes, long ago when network drivers started being converted to busdma, it was agreed that EINPROGRESS simply doesn't make sense for them. Any platform that winds up making extensive use of bounce buffers for network hardware is going to perform poorly no matter what, and should hopefully have some sort of IOMMU that can be used instead. > > Unfortunately things aren't as simple as is presented. > > For one, bge(4) wedges as soon as the platform runs out of bounce > buffers when they're needed. The box needs to be reset in order to > get the interface back. I pick any implementation that remains > functional over a mis-optimized one that breaks. Deferred load > operations are more performance optimal than failure is. > > Also: the kernel does nothing to guarantee maximum availability > of DMA-able memory under load, so bounce buffers (or use of I/O > MMUs for that matter) are a reality. Here too the performance > argument doesn't necessarily hold because the kernel may be > busy with more than just sending and receiving packets and the > need to defer load operations is very appropriate. If the > alternative is just dropped packets, I'm fine with that too, > but I for one cannot say that *not* filling a H/W ring with > buffers is not going to wedge the hardware in some cases. > > Plus: SGI Altix does not have any DMA-able memory for 32-bit > hardware. The need for an I/O MMU is absolute and since there > are typically less mapping registers than packets on a ring, > the need for deferred operation seems quite acceptable if the > alternative is, again, failure to operate. I think in this case since you have already accepted the cost of copying the data via bounce buffers, you would be better off allocating slabs of memory via bus_dmamem_alloc() such that you can fit multiple receive buffers into a single IOMMU entry and then copying received packet data out into an mbuf that gets passed up the stack during rx interrupt handling. -- John Baldwin