From owner-p4-projects@FreeBSD.ORG Tue Feb 26 16:40:02 2008 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id A04471065677; Tue, 26 Feb 2008 16:40:02 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 61B241065672 for ; Tue, 26 Feb 2008 16:40:02 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 60CF813C448 for ; Tue, 26 Feb 2008 16:40:02 +0000 (UTC) (envelope-from rrs@cisco.com) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id m1QGe2mf053733 for ; Tue, 26 Feb 2008 16:40:02 GMT (envelope-from rrs@cisco.com) Received: (from perforce@localhost) by repoman.freebsd.org (8.14.1/8.14.1/Submit) id m1QGe0wd053703 for perforce@freebsd.org; Tue, 26 Feb 2008 16:40:00 GMT (envelope-from rrs@cisco.com) Date: Tue, 26 Feb 2008 16:40:00 GMT Message-Id: <200802261640.m1QGe0wd053703@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to rrs@cisco.com using -f From: "Randall R. Stewart" To: Perforce Change Reviews Cc: Subject: PERFORCE change 136268 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 26 Feb 2008 16:40:03 -0000 http://perforce.freebsd.org/chv.cgi?CH=136268 Change 136268 by rrs@rrs-mips2-jnpr on 2008/02/26 16:39:52 Move to mips64r2 and do mips0 for restoral Affected files ... .. //depot/projects/mips2-jnpr/src/sys/mips/mips/psraccess.S#7 edit Differences ... ==== //depot/projects/mips2-jnpr/src/sys/mips/mips/psraccess.S#7 (text+ko) ==== @@ -120,16 +120,10 @@ LEAF(enableintr) #ifdef TARGET_OCTEON - .set mips64 - .word 0x041626020 #ei v0 + .set mips64r2 + ei v0 and v0, SR_INT_ENAB # return old interrupt enable bit -#if defined(ISA_MIPS32) - .set mips32 -#elif defined(ISA_MIPS64) - .set mips64 -#elif defined(ISA_MIPS3) - .set mips3 -#endif + .set mips0 #else mfc0 v0, COP_0_STATUS_REG # read status register nop @@ -144,16 +138,10 @@ LEAF(disableintr) #ifdef TARGET_OCTEON - .set mips64 - .word 0x041626000 #di v0 + .set mips64r2 + di v0 and v0, SR_INT_ENAB # return old interrupt enable bit -#if defined(ISA_MIPS32) - .set mips32 -#elif defined(ISA_MIPS64) - .set mips64 -#elif defined(ISA_MIPS3) - .set mips3 -#endif + .set mips0 #else mfc0 v0, COP_0_STATUS_REG # read status register and v0, v0, SR_INT_ENAB