Skip site navigation (1)Skip section navigation (2)
Date:      Mon, 08 Jun 2026 17:20:35 +0000
From:      Ed Maste <emaste@FreeBSD.org>
To:        src-committers@FreeBSD.org, dev-commits-src-all@FreeBSD.org, dev-commits-src-branches@FreeBSD.org
Cc:        Koine Yuusuke <koinec@yahoo.co.jp>
Subject:   git: 04cee2a1727e - stable/15 - intelhfi: Add IA32_PM_ENABLE bit flag define
Message-ID:  <6a26f9e3.30e38.58e978f9@gitrepo.freebsd.org>

index | next in thread | raw e-mail

The branch stable/15 has been updated by emaste:

URL: https://cgit.FreeBSD.org/src/commit/?id=04cee2a1727ea9e5b0ad20b5c4b36d8b5859ae49

commit 04cee2a1727ea9e5b0ad20b5c4b36d8b5859ae49
Author:     Koine Yuusuke <koinec@yahoo.co.jp>
AuthorDate: 2026-05-17 15:58:41 +0000
Commit:     Ed Maste <emaste@FreeBSD.org>
CommitDate: 2026-06-08 17:20:15 +0000

    intelhfi: Add IA32_PM_ENABLE bit flag define
    
    Reviewed by: Minsoo Choo <minsoo@minsoo.io>
    Differential Revision: https://reviews.freebsd.org/D56919
    
    (cherry picked from commit 436f47a80c20a4d8395d30f81684b2d5dd35991e)
---
 sys/x86/include/specialreg.h | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/sys/x86/include/specialreg.h b/sys/x86/include/specialreg.h
index f14c8c56d0e3..7933291a752e 100644
--- a/sys/x86/include/specialreg.h
+++ b/sys/x86/include/specialreg.h
@@ -903,6 +903,9 @@
 /* MSR IA32_MCU_OPT_CTRL */
 #define	IA32_RNGDS_MITG_DIS	0x00000001
 
+/* MSR IA32_PM_ENABLE */
+#define	IA32_PM_ENABLE_HWP_ENABLE	(1ULL << 0)
+
 /* MSR IA32_HWP_CAPABILITIES */
 #define	IA32_HWP_CAPABILITIES_HIGHEST_PERFORMANCE(x)	(((x) >> 0) & 0xff)
 #define	IA32_HWP_CAPABILITIES_GUARANTEED_PERFORMANCE(x)	(((x) >> 8) & 0xff)


home | help

Want to link to this message? Use this
URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?6a26f9e3.30e38.58e978f9>