From owner-cvs-all@FreeBSD.ORG  Thu Sep 25 16:36:42 2003
Return-Path: <owner-cvs-all@FreeBSD.ORG>
Delivered-To: cvs-all@freebsd.org
Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125])
	by hub.freebsd.org (Postfix) with ESMTP
	id 530AB16A4B3; Thu, 25 Sep 2003 16:36:42 -0700 (PDT)
Received: from repoman.freebsd.org (repoman.freebsd.org [216.136.204.115])
	by mx1.FreeBSD.org (Postfix) with ESMTP
	id D589043FE3; Thu, 25 Sep 2003 16:36:41 -0700 (PDT)
	(envelope-from scottl@FreeBSD.org)
Received: from repoman.freebsd.org (localhost [127.0.0.1])
	by repoman.freebsd.org (8.12.9/8.12.9) with ESMTP id h8PNafXJ043341;
	Thu, 25 Sep 2003 16:36:41 -0700 (PDT)
	(envelope-from scottl@repoman.freebsd.org)
Received: (from scottl@localhost)
	by repoman.freebsd.org (8.12.9/8.12.9/Submit) id h8PNafv4043340;
	Thu, 25 Sep 2003 16:36:41 -0700 (PDT)
	(envelope-from scottl)
Message-Id: <200309252336.h8PNafv4043340@repoman.freebsd.org>
From: Scott Long <scottl@FreeBSD.org>
Date: Thu, 25 Sep 2003 16:36:41 -0700 (PDT)
To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org,
	cvs-all@FreeBSD.org
X-FreeBSD-CVS-Branch: HEAD
Subject: cvs commit: src/sys/dev/aic7xxx aic79xx_pci.c aic7xxx_pci.c
X-BeenThere: cvs-all@freebsd.org
X-Mailman-Version: 2.1.1
Precedence: list
List-Id: CVS commit messages for the entire tree <cvs-all.freebsd.org>
List-Unsubscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-all>,
	<mailto:cvs-all-request@freebsd.org?subject=unsubscribe>
List-Archive: <http://lists.freebsd.org/pipermail/cvs-all>
List-Post: <mailto:cvs-all@freebsd.org>
List-Help: <mailto:cvs-all-request@freebsd.org?subject=help>
List-Subscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-all>,
	<mailto:cvs-all-request@freebsd.org?subject=subscribe>
X-List-Received-Date: Thu, 25 Sep 2003 23:36:42 -0000

scottl      2003/09/25 16:36:41 PDT

  FreeBSD src repository

  Modified files:
    sys/dev/aic7xxx      aic79xx_pci.c aic7xxx_pci.c 
  Log:
  aic79xx_pci.c:
  aic7xxx_pci.c:
          When performing our register test, be careful
          to avoid resetting the chip when pausing the
          controller.  The test reads the HCNTRL register
          and then writes it back with the PAUSE bit
          explicitly set.  If the last write to the controller
          before our probe is to reset it, the CHIPRST
          bit will still be set, so we must mask it off
          before the PAUSE operation.  On some chip versions,
          we cannot access registers for a few 100us after
          a reset, so this inadvertant reset was causing PCI
          errors to occur on the read to check for paused
          status.
  
  Submitted by:   gibbs
  
  Revision  Changes    Path
  1.16      +4 -2      src/sys/dev/aic7xxx/aic79xx_pci.c
  1.31      +4 -2      src/sys/dev/aic7xxx/aic7xxx_pci.c