Date: Tue, 4 Jun 2019 15:42:31 +0000 (UTC) From: Ruslan Bukin <br@FreeBSD.org> To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-12@freebsd.org Subject: svn commit: r348627 - stable/12/sys/riscv/riscv Message-ID: <201906041542.x54FgVSS043811@repo.freebsd.org>
next in thread | raw e-mail | index | archive | help
Author: br Date: Tue Jun 4 15:42:30 2019 New Revision: 348627 URL: https://svnweb.freebsd.org/changeset/base/348627 Log: MFC r347427: RISC-V ISA does not specify how to manage physical memory attributes (PMA). So do nothing in pmap_page_set_memattr() and don't panic. Sponsored by: DARPA, AFRL Modified: stable/12/sys/riscv/riscv/pmap.c Modified: stable/12/sys/riscv/riscv/pmap.c ============================================================================== --- stable/12/sys/riscv/riscv/pmap.c Tue Jun 4 15:40:30 2019 (r348626) +++ stable/12/sys/riscv/riscv/pmap.c Tue Jun 4 15:42:30 2019 (r348627) @@ -3122,16 +3122,6 @@ pmap_page_set_memattr(vm_page_t m, vm_memattr_t ma) { m->md.pv_memattr = ma; - - /* - * RISCVTODO: Implement the below (from the amd64 pmap) - * If "m" is a normal page, update its direct mapping. This update - * can be relied upon to perform any cache operations that are - * required for data coherence. - */ - if ((m->flags & PG_FICTITIOUS) == 0 && - PHYS_IN_DMAP(VM_PAGE_TO_PHYS(m))) - panic("RISCVTODO: pmap_page_set_memattr"); } /*
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201906041542.x54FgVSS043811>