Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 27 Jun 2003 16:32:07 -0600
From:      "Justin T. Gibbs" <gibbs@scsiguy.com>
To:        Andrew Gallatin <gallatin@cs.duke.edu>, Scott Long <scott_long@btc.adaptec.com>
Cc:        freebsd-arch@freebsd.org
Subject:   Re: API change for bus_dma
Message-ID:  <721230000.1056753126@aslan.btc.adaptec.com>
In-Reply-To: <16124.48285.343025.428957@grasshopper.cs.duke.edu>
References:  <3EF3C12F.9060303@btc.adaptec.com> <16124.39930.142492.356163@grasshopper.cs.duke.edu> <3EFC9F2D.6020908@btc.adaptec.com> <16124.43999.333761.397624@grasshopper.cs.duke.edu> <3EFCAC7A.6060305@btc.adaptec.com> <16124.45051.919899.414795@grasshopper.cs.duke.edu> <3EFCB178.9030207@btc.adaptec.com> <16124.46454.595892.860118@grasshopper.cs.duke.edu> <3EFCB725.4060902@btc.adaptec.com> <16124.48285.343025.428957@grasshopper.cs.duke.edu>

next in thread | previous in thread | raw e-mail | index | archive | help
>  > As I understand it, it is possible to set the pycho bridge to use
>  > a coherent address range, but FreeBSD doesn't take advantage of that
>  > yet.
>  > 
> 
> Yes, that's what solaris does..

We added BUS_DMA_COHERENT to the API just before shipping 5.1.  It
is only a "hint", so if you need to verify that the implementation
was able to give you coherent memory, we should add an API to allow
you to know.  Of course, the Sparc bus dma implementation doesn't honor
the flag yet, but I'm sure that will change shortly.

--
Justin



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?721230000.1056753126>