From owner-p4-projects@FreeBSD.ORG Thu Mar 13 20:25:03 2008 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 2778C106567A; Thu, 13 Mar 2008 20:25:03 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id D869D106566C for ; Thu, 13 Mar 2008 20:25:02 +0000 (UTC) (envelope-from marcel@freebsd.org) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id C3E4F8FC24 for ; Thu, 13 Mar 2008 20:25:02 +0000 (UTC) (envelope-from marcel@freebsd.org) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id m2DKP2CF008732 for ; Thu, 13 Mar 2008 20:25:02 GMT (envelope-from marcel@freebsd.org) Received: (from perforce@localhost) by repoman.freebsd.org (8.14.1/8.14.1/Submit) id m2DKP2Hj008730 for perforce@freebsd.org; Thu, 13 Mar 2008 20:25:02 GMT (envelope-from marcel@freebsd.org) Date: Thu, 13 Mar 2008 20:25:02 GMT Message-Id: <200803132025.m2DKP2Hj008730@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: perforce set sender to marcel@freebsd.org using -f From: Marcel Moolenaar To: Perforce Change Reviews Cc: Subject: PERFORCE change 137641 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 13 Mar 2008 20:25:03 -0000 http://perforce.freebsd.org/chv.cgi?CH=137641 Change 137641 by marcel@marcel_jnpr on 2008/03/13 20:24:52 Revert to vendor. The implementation is in sys/powerpc/booke/machdep.c Affected files ... .. //depot/projects/e500/sys/powerpc/powerpc/cpu.c#5 edit Differences ... ==== //depot/projects/e500/sys/powerpc/powerpc/cpu.c#5 (text+ko) ==== @@ -112,9 +112,6 @@ static void cpu_print_speed(void); static void cpu_config_l2cr(u_int, uint16_t); -extern void icache_enable(void); -extern void dcache_enable(void); - void cpu_setup(u_int cpuid) { @@ -266,28 +263,6 @@ printf("\n"); cpu_config_l2cr(cpuid, vers); break; - case FSL_E500v1: - case FSL_E500v2: -#if 0 - /* - * Cache enable sequence according - * to section 2.16 of E500CORE RM. - */ - printf("L1 CSR0 (d): 0x%08x\n", mfspr(SPR_L1CSR0)); - printf("L1 CSR1 (i): 0x%08x\n", mfspr(SPR_L1CSR1)); - - printf("Enable i/d-cache...\n"); - - /* Enable d-cache */ - dcache_enable(); - - /* Enable i-cache */ - icache_enable(); - printf("L1 CSR0 (d): 0x%08x\n", mfspr(SPR_L1CSR0)); - printf("L1 CSR1 (i): 0x%08x\n", mfspr(SPR_L1CSR1)); -#endif - printf("\n"); - break; default: printf("\n"); break;