From owner-freebsd-arch  Mon Jul  2 16:20:51 2001
Delivered-To: freebsd-arch@freebsd.org
Received: from harmony.village.org (rover.bsdimp.com [204.144.255.66])
	by hub.freebsd.org (Postfix) with ESMTP
	id 4D36737B401; Mon,  2 Jul 2001 16:20:43 -0700 (PDT)
	(envelope-from imp@harmony.village.org)
Received: from harmony.village.org (localhost.village.org [127.0.0.1])
	by harmony.village.org (8.11.3/8.11.4) with ESMTP id f62NJhK38382;
	Mon, 2 Jul 2001 17:19:43 -0600 (MDT)
	(envelope-from imp@harmony.village.org)
Message-Id: <200107022319.f62NJhK38382@harmony.village.org>
To: "Michael C . Wu" <keichii@peorth.iteration.net>
Subject: Re: CFR: Crusoe LongRun Support 
Cc: Mitsuru IWASAKI <iwasaki@jp.FreeBSD.org>, dfr@nlsystems.com,
	arch@FreeBSD.ORG, audit@FreeBSD.ORG, athlete@kta.att.ne.jp
In-reply-to: Your message of "Mon, 02 Jul 2001 09:59:15 CDT."
		<20010702095913.A98201@peorth.iteration.net> 
References: <20010702095913.A98201@peorth.iteration.net>  <20010630041951I.iwasaki@jp.FreeBSD.org> <Pine.BSF.4.33.0106292023230.4374-100000@herring.nlsystems.com> <20010701031447S.iwasaki@jp.FreeBSD.org> 
Date: Mon, 02 Jul 2001 17:19:43 -0600
From: Warner Losh <imp@harmony.village.org>
Sender: owner-freebsd-arch@FreeBSD.ORG
Precedence: bulk
List-ID: <freebsd-arch.FreeBSD.ORG>
List-Archive: <http://docs.freebsd.org/mail/> (Web Archive)
List-Help: <mailto:majordomo?subject=help> (List Instructions)
List-Subscribe: <mailto:majordomo?subject=subscribe%20freebsd-arch>
List-Unsubscribe: <mailto:majordomo?subject=unsubscribe%20freebsd-arch>
X-Loop: FreeBSD.ORG

In message <20010702095913.A98201@peorth.iteration.net> "Michael C . Wu" writes:
:  .Sh SYNOPSIS
: +The LongRun(TM) support is a collection of power saving mode
: +for the Transmeta(TM) Crusoe(TM), similiar to Intel(TM)'s SpeedStep(TM).

I'd say this as

LongRun support is a collection of power saving modes for the
Transmeta Crusoe chips, similar in scope to Intel's SpeedStep.

:  The following
:  .Xr sysctl 8
: -MIBs are available:
: +MIBs set the different modes that the CPU runs in:

MIBs control the different CPU modes:

: -To set LongRun mode to performance oriented variable frequency mode:
: +To set the LongRun mode to performance oriented variable frequency mode (no power saving):

To set LongRun mode to performance oriented variable frequency mode
(less power savings):

Warner

To Unsubscribe: send mail to majordomo@FreeBSD.org
with "unsubscribe freebsd-arch" in the body of the message