From owner-freebsd-arch Thu May 25 1: 5:34 2000 Delivered-To: freebsd-arch@freebsd.org Received: from berserker.bsdi.com (berserker.twistedbit.com [199.79.183.1]) by hub.freebsd.org (Postfix) with ESMTP id 9219137BC09 for ; Thu, 25 May 2000 01:05:28 -0700 (PDT) (envelope-from cp@berserker.bsdi.com) Received: from berserker.bsdi.com (cp@[127.0.0.1]) by berserker.bsdi.com (8.9.3/8.9.3) with ESMTP id CAA19058; Thu, 25 May 2000 02:05:21 -0600 (MDT) Message-Id: <200005250805.CAA19058@berserker.bsdi.com> To: Matthew Dillon Cc: Terry Lambert , arch@freebsd.org Subject: Re: Preemptive kernel on older X86 hardware From: Chuck Paterson Date: Thu, 25 May 2000 02:05:21 -0600 Sender: owner-freebsd-arch@FreeBSD.ORG Precedence: bulk X-Loop: FreeBSD.ORG } } No, such small numbers aren't that important. Do you want me } to tell you what the cost of an L2 cache miss is with a *normal* } memory read? You might be surprised how bad it is. } } -Matt } Matthew Dillon } } Actually it wouldn't suprise me anymore. We had a case where locking wasn't quite right in some tlb shoot down code. The shooter managed to get out of pmap and back in again while the shootie was trying to recover from the page it had removed from the tlb and access one or two cache line. Chuck To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-arch" in the body of the message