From owner-svn-src-head@freebsd.org Mon Apr 25 13:20:58 2016 Return-Path: Delivered-To: svn-src-head@mailman.ysv.freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:1900:2254:206a::19:1]) by mailman.ysv.freebsd.org (Postfix) with ESMTP id D91B6B1C618; Mon, 25 Apr 2016 13:20:58 +0000 (UTC) (envelope-from br@FreeBSD.org) Received: from repo.freebsd.org (repo.freebsd.org [IPv6:2610:1c1:1:6068::e6a:0]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (Client did not present a certificate) by mx1.freebsd.org (Postfix) with ESMTPS id A690F165C; Mon, 25 Apr 2016 13:20:58 +0000 (UTC) (envelope-from br@FreeBSD.org) Received: from repo.freebsd.org ([127.0.1.37]) by repo.freebsd.org (8.15.2/8.15.2) with ESMTP id u3PDKvc6057817; Mon, 25 Apr 2016 13:20:57 GMT (envelope-from br@FreeBSD.org) Received: (from br@localhost) by repo.freebsd.org (8.15.2/8.15.2/Submit) id u3PDKvsJ057815; Mon, 25 Apr 2016 13:20:57 GMT (envelope-from br@FreeBSD.org) Message-Id: <201604251320.u3PDKvsJ057815@repo.freebsd.org> X-Authentication-Warning: repo.freebsd.org: br set sender to br@FreeBSD.org using -f From: Ruslan Bukin Date: Mon, 25 Apr 2016 13:20:57 +0000 (UTC) To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r298578 - in head/sys: conf riscv/riscv X-SVN-Group: head MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-BeenThere: svn-src-head@freebsd.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: SVN commit messages for the src tree for head/-current List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 25 Apr 2016 13:20:59 -0000 Author: br Date: Mon Apr 25 13:20:57 2016 New Revision: 298578 URL: https://svnweb.freebsd.org/changeset/base/298578 Log: Revert r298477 ("Clear the DDR memory"). There is no need to clear all the DDR memory (we only need to clear BSS section). I was playing with non-default version of hardware (the bitfile synthesized for 4-level page memory system) and clearing was helpful, but then realized support for 4-level page system is untested/broken in both RocketCore and lowRISC. Modified: head/sys/conf/options.riscv head/sys/riscv/riscv/locore.S Modified: head/sys/conf/options.riscv ============================================================================== --- head/sys/conf/options.riscv Mon Apr 25 13:20:35 2016 (r298577) +++ head/sys/conf/options.riscv Mon Apr 25 13:20:57 2016 (r298578) @@ -2,4 +2,3 @@ RISCV opt_global.h VFP opt_global.h -DDR_CLEAR_SIZE opt_global.h Modified: head/sys/riscv/riscv/locore.S ============================================================================== --- head/sys/riscv/riscv/locore.S Mon Apr 25 13:20:35 2016 (r298577) +++ head/sys/riscv/riscv/locore.S Mon Apr 25 13:20:57 2016 (r298578) @@ -126,17 +126,6 @@ _start: csrr a0, mhartid bnez a0, mpentry -#if defined(DDR_CLEAR_SIZE) - /* Clear DDR memory */ - la t0, _end - li t1, DDR_CLEAR_SIZE -1: - sd zero, 0(t0) - addi t0, t0, 8 - bltu t0, t1, 1b - /* End */ -#endif - /* Build event queue for current core */ build_ring