From owner-svn-src-head@freebsd.org Mon Apr 25 13:30:38 2016 Return-Path: Delivered-To: svn-src-head@mailman.ysv.freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:1900:2254:206a::19:1]) by mailman.ysv.freebsd.org (Postfix) with ESMTP id 871B0B1C7F0; Mon, 25 Apr 2016 13:30:38 +0000 (UTC) (envelope-from br@FreeBSD.org) Received: from repo.freebsd.org (repo.freebsd.org [IPv6:2610:1c1:1:6068::e6a:0]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (Client did not present a certificate) by mx1.freebsd.org (Postfix) with ESMTPS id 54AA41B9C; Mon, 25 Apr 2016 13:30:38 +0000 (UTC) (envelope-from br@FreeBSD.org) Received: from repo.freebsd.org ([127.0.1.37]) by repo.freebsd.org (8.15.2/8.15.2) with ESMTP id u3PDUbRo060758; Mon, 25 Apr 2016 13:30:37 GMT (envelope-from br@FreeBSD.org) Received: (from br@localhost) by repo.freebsd.org (8.15.2/8.15.2/Submit) id u3PDUbM3060757; Mon, 25 Apr 2016 13:30:37 GMT (envelope-from br@FreeBSD.org) Message-Id: <201604251330.u3PDUbM3060757@repo.freebsd.org> X-Authentication-Warning: repo.freebsd.org: br set sender to br@FreeBSD.org using -f From: Ruslan Bukin Date: Mon, 25 Apr 2016 13:30:37 +0000 (UTC) To: src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org Subject: svn commit: r298579 - head/sys/riscv/riscv X-SVN-Group: head MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-BeenThere: svn-src-head@freebsd.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: SVN commit messages for the src tree for head/-current List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 25 Apr 2016 13:30:38 -0000 Author: br Date: Mon Apr 25 13:30:37 2016 New Revision: 298579 URL: https://svnweb.freebsd.org/changeset/base/298579 Log: Do not setup machine exception vector. Sounds strange, but both RocketCore and lowRISC do not operate if we set it. All the known implementations (Spike, QEMU, RocketCore, lowRISC) uses default machine trap vector address and operates fine with this. Original Berkeley Boot Loader (bbl) does not set this as well. Sponsored by: DARPA, AFRL Sponsored by: HEIF5 Modified: head/sys/riscv/riscv/locore.S Modified: head/sys/riscv/riscv/locore.S ============================================================================== --- head/sys/riscv/riscv/locore.S Mon Apr 25 13:20:57 2016 (r298578) +++ head/sys/riscv/riscv/locore.S Mon Apr 25 13:30:37 2016 (r298579) @@ -133,9 +133,6 @@ _start: la t0, hardstack_end csrw mscratch, t0 - la t0, mentry - csrw mtvec, t0 - li t0, 0 csrw sscratch, t0 @@ -335,10 +332,6 @@ ENTRY(mpentry) lw t1, 0(t0) beqz t1, 1b - /* Setup machine exception vector */ - la t0, mentry - csrw mtvec, t0 - /* Build event queue ring for this core */ build_ring