Date: Sat, 28 Feb 1998 16:46:11 -0800 (PST) From: Archie Cobbs <archie@whistle.com> To: helbig@Informatik.BA-Stuttgart.DE (Wolfgang Helbig) Cc: freebsd-isdn@FreeBSD.ORG Subject: Re: AVM A1 Setup bug on NetBSD? Message-ID: <199803010046.QAA09966@bubba.whistle.com> In-Reply-To: <199803010018.BAA00211@rvc1.informatik.ba-stuttgart.de> from Wolfgang Helbig at "Mar 1, 98 01:18:49 am"
next in thread | previous in thread | raw e-mail | index | archive | help
Wolfgang Helbig writes: > > Sounds like a case of the chip generating a level-sensitive interrupt > > and the board needing an edge. If a new interrupt becomes pending > ^^^^^ and/or the PIC ? > > while you're in your interrupt routine, but before you've cleared > > the old interrupt condition, you must generate a new edge by masking > > and then unmasking all interrupts. > > > > Just a guess.. > > In fact the Siemens chips (ISAC, HSCX) both generate level-sensitive > interrupts and the PIC on a PC is programmed to be edge-sensitive. > That's why we have this MASK/UNMASK dance in the ISR in the first place. > We don't know so much about the board. > > But on the SMP system not even *one* interrupt is delivered, so the > very first edge seems to be lost. > On the same hardware this edge is not lost if a uniprocessor kernel > is running. Yes, I meant "PIC" instead of "board"... it definitely sounds like a different problem from what I was thinking. -Archie ___________________________________________________________________________ Archie Cobbs * Whistle Communications, Inc. * http://www.whistle.com To Unsubscribe: send mail to majordomo@FreeBSD.org with "unsubscribe freebsd-isdn" in the body of the message
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199803010046.QAA09966>