From owner-svn-src-projects@FreeBSD.ORG Thu Feb 2 12:22:22 2012 Return-Path: Delivered-To: svn-src-projects@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 8DB981065670; Thu, 2 Feb 2012 12:22:22 +0000 (UTC) (envelope-from gber@FreeBSD.org) Received: from svn.freebsd.org (svn.freebsd.org [IPv6:2001:4f8:fff6::2c]) by mx1.freebsd.org (Postfix) with ESMTP id 78B938FC1C; Thu, 2 Feb 2012 12:22:22 +0000 (UTC) Received: from svn.freebsd.org (localhost [127.0.0.1]) by svn.freebsd.org (8.14.4/8.14.4) with ESMTP id q12CMMTF037326; Thu, 2 Feb 2012 12:22:22 GMT (envelope-from gber@svn.freebsd.org) Received: (from gber@localhost) by svn.freebsd.org (8.14.4/8.14.4/Submit) id q12CMMcK037323; Thu, 2 Feb 2012 12:22:22 GMT (envelope-from gber@svn.freebsd.org) Message-Id: <201202021222.q12CMMcK037323@svn.freebsd.org> From: Grzegorz Bernacki Date: Thu, 2 Feb 2012 12:22:22 +0000 (UTC) To: src-committers@freebsd.org, svn-src-projects@freebsd.org X-SVN-Group: projects MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Cc: Subject: svn commit: r230911 - projects/armv6/sys/arm/arm X-BeenThere: svn-src-projects@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: "SVN commit messages for the src " projects" tree" List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 02 Feb 2012 12:22:22 -0000 Author: gber Date: Thu Feb 2 12:22:22 2012 New Revision: 230911 URL: http://svn.freebsd.org/changeset/base/230911 Log: Fix getting cache level of coherency and remove Marvell specific code. Submitted by: Damjan Marion Modified: projects/armv6/sys/arm/arm/cpufunc.c projects/armv6/sys/arm/arm/cpufunc_asm_armv7.S Modified: projects/armv6/sys/arm/arm/cpufunc.c ============================================================================== --- projects/armv6/sys/arm/arm/cpufunc.c Thu Feb 2 11:18:34 2012 (r230910) +++ projects/armv6/sys/arm/arm/cpufunc.c Thu Feb 2 12:22:22 2012 (r230911) @@ -1083,7 +1083,7 @@ get_cachetype_cp15() __asm __volatile("mrc p15, 1, %0, c0, c0, 1" : "=r" (clevel)); arm_cache_level = clevel; - arm_cache_loc = CPU_CLIDR_LOC(arm_cache_level) + 1; + arm_cache_loc = CPU_CLIDR_LOC(arm_cache_level); i = 0; while ((type = (clevel & 0x7)) && i < 7) { if (type == CACHE_DCACHE || type == CACHE_UNI_CACHE || Modified: projects/armv6/sys/arm/arm/cpufunc_asm_armv7.S ============================================================================== --- projects/armv6/sys/arm/arm/cpufunc_asm_armv7.S Thu Feb 2 11:18:34 2012 (r230910) +++ projects/armv6/sys/arm/arm/cpufunc_asm_armv7.S Thu Feb 2 12:22:22 2012 (r230911) @@ -97,6 +97,7 @@ ENTRY(armv7_dcache_wbinv_all) Loop1: /* Get cache type for given level */ mov r2, r8, lsl #2 + add r2, r2, r2 ldr r0, .Lcache_type ldr r1, [r0, r2] @@ -131,7 +132,6 @@ Skip: bne Loop1 Finished: isb - mcr p15, 0, r0, c7, c5, 5 ldmia sp!, {r4, r5, r6, r7, r8, r9} RET