Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 11 Dec 2025 20:38:00 +0000
From:      Mitchell Horne <mhorne@FreeBSD.org>
To:        src-committers@FreeBSD.org, dev-commits-src-all@FreeBSD.org, dev-commits-src-branches@FreeBSD.org
Cc:        =?utf-8?Q?Ana=C3=ABll?=e CAZUC <Anaelle.CAZUC@stormshield.eu>
Subject:   git: 2635037db770 - stable/14 - pmc: add alderlake model
Message-ID:  <693b2ba8.30995.6c80a02c@gitrepo.freebsd.org>

next in thread | raw e-mail | index | archive | help

The branch stable/14 has been updated by mhorne:

URL: https://cgit.FreeBSD.org/src/commit/?id=2635037db7702ddad40d3349bd7a56e54408fced

commit 2635037db7702ddad40d3349bd7a56e54408fced
Author:     Anaƫlle CAZUC <Anaelle.CAZUC@stormshield.eu>
AuthorDate: 2025-12-04 17:32:39 +0000
Commit:     Mitchell Horne <mhorne@FreeBSD.org>
CommitDate: 2025-12-11 20:24:29 +0000

    pmc: add alderlake model
    
    The commit 601925180df4 added the models 6-B7, 6-BA, 6-BF to libpmc, but
    they must also be added to the hwpmc module to allow pmc to work on
    those CPUs.
    
    Reviewed by:    mhorne
    MFC after:      1 week
    Fixes:          601925180df4 ("libpmc: add more alderlake models")
    Sponsored by:   Stormshield
    Differential Revision:  https://reviews.freebsd.org/D49255
    
    (cherry picked from commit 057dae35ffc6b17dacc84fa21921e93a17ce12b0)
---
 sys/dev/hwpmc/hwpmc_intel.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/sys/dev/hwpmc/hwpmc_intel.c b/sys/dev/hwpmc/hwpmc_intel.c
index f6e18316d8c4..c28a520aaabf 100644
--- a/sys/dev/hwpmc/hwpmc_intel.c
+++ b/sys/dev/hwpmc/hwpmc_intel.c
@@ -212,6 +212,9 @@ pmc_intel_initialize(void)
 			break;
 		case 0x97:
 		case 0x9A:
+		case 0xB7:
+		case 0xBA:
+		case 0xBF:
 			cputype = PMC_CPU_INTEL_ALDERLAKE;
 			nclasses = 3;
 			break;



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?693b2ba8.30995.6c80a02c>