Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 24 Jul 1997 17:09:02 -0600
From:      vanmaren@fast.cs.utah.edu (Kevin Van Maren)
To:        lamaster@george.arc.nasa.gov, terry@lambert.org
Cc:        freebsd-smp@FreeBSD.ORG
Subject:   Re: Lots 'o PCI slots
Message-ID:  <199707242309.RAA14938@fast.cs.utah.edu>

next in thread | raw e-mail | index | archive | help
> It would be a relatively cheap method of obtaining background
> distributed cache coherency processing (among other things).  One
> might even use the i960 for the scheduler and for forcible process
> migration.

Actually, the PCI cache-coherence isn't exactly `normal'.  Also,
as I mentioned, it is broken with PCI 2.1 bridges as well as with
the i960 I2O controller.

Kevin



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?199707242309.RAA14938>