From owner-freebsd-current Tue Jan 30 12:38:20 1996 Return-Path: owner-current Received: (from root@localhost) by freefall.freebsd.org (8.7.3/8.7.3) id MAA27200 for current-outgoing; Tue, 30 Jan 1996 12:38:20 -0800 (PST) Received: from phaeton.artisoft.com (phaeton.Artisoft.COM [198.17.250.211]) by freefall.freebsd.org (8.7.3/8.7.3) with SMTP id MAA27193 Tue, 30 Jan 1996 12:38:12 -0800 (PST) Received: (from terry@localhost) by phaeton.artisoft.com (8.6.11/8.6.9) id NAA07203; Tue, 30 Jan 1996 13:34:00 -0700 From: Terry Lambert Message-Id: <199601302034.NAA07203@phaeton.artisoft.com> Subject: Re: Optimization topics To: wscott@pdxlx008.intel.com (Wayne Scott) Date: Tue, 30 Jan 1996 13:34:00 -0700 (MST) Cc: bde@zeta.org.au, terry@lambert.org, current@freefall.freebsd.org, dyson@freefall.freebsd.org In-Reply-To: <199601301837.KAA07469@pdxlx008.intel.com.intel.com> from "Wayne Scott" at Jan 30, 96 10:37:55 am X-Mailer: ELM [version 2.4 PL24] MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: owner-current@FreeBSD.ORG Precedence: bulk > I might have an easier solution for you. > > The Pentium Pro has a misaligned access performance counter that has > the ability to generate interrupts. You can tell the processor to > count misaligns and generate an interrupt every 1000 times it sees > one. > > Put this into you existing profiling code and you will get a profile > of where the system is doing misaligned references. Now you only need > to fix the very common cases in the critical paths. > > The same thing can be done which all the counters. Which branches are > not predicted well, where am I missing the cache, etc... > > The information is in the P6 PRM that should be available next month... I want a MIPS port. All unaligned access is to be forbidden, not just where it may impact performance. Unaligned access is one of the things tying Win95 to Intel. Terry Lambert terry@lambert.org --- Any opinions in this posting are my own and not those of my present or previous employers.