From owner-freebsd-i386@FreeBSD.ORG Mon Feb 6 02:10:06 2006 Return-Path: X-Original-To: freebsd-i386@hub.freebsd.org Delivered-To: freebsd-i386@hub.freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id 5D74816A420 for ; Mon, 6 Feb 2006 02:10:06 +0000 (GMT) (envelope-from gnats@FreeBSD.org) Received: from freefall.freebsd.org (freefall.freebsd.org [216.136.204.21]) by mx1.FreeBSD.org (Postfix) with ESMTP id 005EA43D45 for ; Mon, 6 Feb 2006 02:10:05 +0000 (GMT) (envelope-from gnats@FreeBSD.org) Received: from freefall.freebsd.org (gnats@localhost [127.0.0.1]) by freefall.freebsd.org (8.13.4/8.13.4) with ESMTP id k162A591047460 for ; Mon, 6 Feb 2006 02:10:05 GMT (envelope-from gnats@freefall.freebsd.org) Received: (from gnats@localhost) by freefall.freebsd.org (8.13.4/8.13.4/Submit) id k162A59X047459; Mon, 6 Feb 2006 02:10:05 GMT (envelope-from gnats) Date: Mon, 6 Feb 2006 02:10:05 GMT Message-Id: <200602060210.k162A59X047459@freefall.freebsd.org> To: freebsd-i386@FreeBSD.org From: HATANOU Tomomi Cc: Subject: Re: i386/91328: [identcpu] [patch] L2/L3 cache of some IA32 CPUs not properly recognized. X-BeenThere: freebsd-i386@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list Reply-To: HATANOU Tomomi List-Id: I386-specific issues for FreeBSD List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 06 Feb 2006 02:10:06 -0000 The following reply was made to PR i386/91328; it has been noted by GNATS. From: HATANOU Tomomi To: Alexander Leidinger Cc: bug-followup@FreeBSD.org, hatanou@infolab.ne.jp Subject: Re: i386/91328: [identcpu] [patch] L2/L3 cache of some IA32 CPUs not properly recognized. Date: Mon, 06 Feb 2006 11:00:47 +0900 Hi, thank you for your response. >the patch contains "3rd-level" entries. Is this a typo or by purpose? Not typos, but I haven't any specific purpose. I simply added lacked entries seeing intel AP-485 document without much thought, because identcpu.c 1.154 already had 3rd-level cache entry, such as 0x22 case. I'm not familiar with page colouring algorithm. If these L3 entries are harmful, please ignore them. cf. Intel Processor Identification and the CPUID Instruction Application Note 485 http://developer.intel.com/design/xeon/applnots/241618.htm Oh, now I can see this document is updated on January 2006. More new descriptors are defined... -- HATANOU Tomomi.