From owner-cvs-src@FreeBSD.ORG Tue Sep 16 17:22:31 2008 Return-Path: Delivered-To: cvs-src@FreeBSD.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 8E9F01065676; Tue, 16 Sep 2008 17:22:31 +0000 (UTC) (envelope-from marcel@FreeBSD.org) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 7F90D8FC23; Tue, 16 Sep 2008 17:22:31 +0000 (UTC) (envelope-from marcel@FreeBSD.org) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.3/8.14.3) with ESMTP id m8GHMVkG043583; Tue, 16 Sep 2008 17:22:31 GMT (envelope-from marcel@repoman.freebsd.org) Received: (from svn2cvs@localhost) by repoman.freebsd.org (8.14.3/8.14.3/Submit) id m8GHMV7T043577; Tue, 16 Sep 2008 17:22:31 GMT (envelope-from marcel@repoman.freebsd.org) Message-Id: <200809161722.m8GHMV7T043577@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: svn2cvs set sender to marcel@repoman.freebsd.org using -f From: Marcel Moolenaar Date: Tue, 16 Sep 2008 17:22:16 +0000 (UTC) To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org X-FreeBSD-CVS-Branch: HEAD Cc: Subject: cvs commit: src/sys/powerpc/aim mp_cpudep.c X-BeenThere: cvs-src@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: CVS commit messages for the src tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 16 Sep 2008 17:22:31 -0000 marcel 2008-09-16 17:22:16 UTC FreeBSD src repository Modified files: sys/powerpc/aim mp_cpudep.c Log: SVN rev 183090 on 2008-09-16 17:22:16Z by marcel Rewrite cpudep_ap_bootstrap(). We now enable L3, L2, L1D and L1I caches if not yet enabed. This is required for coherency and atomic operations to work, not to mention performance. We use the L2 and L3 cache settings of the BSP to configure the APs caches. Can't be bad. Program NAP and not DOZE. DOZE is present only on earlier CPUs and the bit is reserved on the MPC7441 & MPC7451. NAP will do bus snooping to keep caches coherent. Program the PIR with the cpuid. This may not be necessary... Revision Changes Path 1.4 +110 -14 src/sys/powerpc/aim/mp_cpudep.c