Skip site navigation (1)Skip section navigation (2)
Date:      Thu, 24 May 2012 22:14:39 +0000 (UTC)
From:      Nathan Whitehorn <nwhitehorn@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-head@freebsd.org
Subject:   svn commit: r235943 - head/sys/powerpc/include
Message-ID:  <201205242214.q4OMEdY2063522@svn.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: nwhitehorn
Date: Thu May 24 22:14:39 2012
New Revision: 235943
URL: http://svn.freebsd.org/changeset/base/235943

Log:
  Atomic operation acquire barriers also need to be isync on 64-bit systems.

Modified:
  head/sys/powerpc/include/atomic.h

Modified: head/sys/powerpc/include/atomic.h
==============================================================================
--- head/sys/powerpc/include/atomic.h	Thu May 24 22:06:00 2012	(r235942)
+++ head/sys/powerpc/include/atomic.h	Thu May 24 22:14:39 2012	(r235943)
@@ -52,7 +52,7 @@
 #define rmb()		__asm __volatile("lwsync" : : : "memory")
 #define wmb()		__asm __volatile("lwsync" : : : "memory")
 #define __ATOMIC_REL()	__asm __volatile("lwsync" : : : "memory")
-#define __ATOMIC_ACQ()	__asm __volatile("lwsync" : : : "memory")
+#define __ATOMIC_ACQ()	__asm __volatile("isync" : : : "memory")
 #else
 #define mb()		__asm __volatile("sync" : : : "memory")
 #define rmb()		__asm __volatile("sync" : : : "memory")



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?201205242214.q4OMEdY2063522>