From owner-freebsd-current@FreeBSD.ORG Tue Jan 6 14:48:02 2015 Return-Path: Delivered-To: freebsd-current@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [8.8.178.115]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by hub.freebsd.org (Postfix) with ESMTPS id 5ACD7A34 for ; Tue, 6 Jan 2015 14:48:02 +0000 (UTC) Received: from bigwig.baldwin.cx (bigwig.baldwin.cx [IPv6:2001:470:1f11:75::1]) (using TLSv1 with cipher DHE-RSA-CAMELLIA256-SHA (256/256 bits)) (Client did not present a certificate) by mx1.freebsd.org (Postfix) with ESMTPS id 2AC3218B1 for ; Tue, 6 Jan 2015 14:48:02 +0000 (UTC) Received: from new-host.home (pool-173-70-85-31.nwrknj.fios.verizon.net [173.70.85.31]) by bigwig.baldwin.cx (Postfix) with ESMTPSA id 1F342B946; Tue, 6 Jan 2015 09:48:01 -0500 (EST) Message-ID: <54ABF5A0.7020709@FreeBSD.org> Date: Tue, 06 Jan 2015 09:48:00 -0500 From: John Baldwin User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.9; rv:31.0) Gecko/20100101 Thunderbird/31.3.0 MIME-Version: 1.0 To: Jia-Shiun Li , Neel Natu Subject: Re: Haswell CPU Feature References: <54AB306F.2070509@ignoranthack.me> <54AB394E.5040601@ignoranthack.me> <54AB49C2.9020005@ignoranthack.me> In-Reply-To: Content-Type: text/plain; charset=windows-1252 Content-Transfer-Encoding: 7bit X-Greylist: Sender succeeded SMTP AUTH, not delayed by milter-greylist-4.2.7 (bigwig.baldwin.cx); Tue, 06 Jan 2015 09:48:01 -0500 (EST) Cc: Andrey Fesenko , FreeBSD current X-BeenThere: freebsd-current@freebsd.org X-Mailman-Version: 2.1.18-1 Precedence: list List-Id: Discussions about the use of FreeBSD-current List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 06 Jan 2015 14:48:02 -0000 On 1/6/15 12:44 AM, Jia-Shiun Li wrote: > On Tue, Jan 6, 2015 at 1:23 PM, Neel Natu wrote: > >> Hi Sean, >> >> On Mon, Jan 5, 2015 at 6:34 PM, Sean Bruno wrote: >>> I'm thinking something like this: >>> >>> Index: sys/x86/x86/identcpu.c >>> =================================================================== >>> - --- sys/x86/x86/identcpu.c (revision 276729) >>> +++ sys/x86/x86/identcpu.c (working copy) >>> @@ -781,7 +781,7 @@ >>> "\011TM2" /* Thermal Monitor 2 */ >>> "\012SSSE3" /* SSSE3 */ >>> "\013CNXT-ID" /* L1 context ID >> available */ >>> - - "\014" >>> + "\014SDBG" /* IA32_DEBUG_INTERFACE >> debug*/ >>> "\015FMA" /* Fused Multiply Add */ >>> "\016CX16" /* CMPXCHG16B >> Instruction */ >>> "\017xTPR" /* Send Task Priority >> Messages*/ >>> >>> >> >> Looks good. >> > > Maybe also this for completeness? > > # svnlite diff > Index: sys/x86/include/specialreg.h > =================================================================== > --- sys/x86/include/specialreg.h (revision 276737) > +++ sys/x86/include/specialreg.h (working copy) > @@ -154,6 +154,7 @@ > #define CPUID2_TM2 0x00000100 > #define CPUID2_SSSE3 0x00000200 > #define CPUID2_CNXTID 0x00000400 > +#define CPUID2_SDBG 0x00000800 > #define CPUID2_FMA 0x00001000 > #define CPUID2_CX16 0x00002000 > #define CPUID2_XTPR 0x00004000 Yes, please include both. SDBG matches the label in the Intel SDM, so that's the preferred name. -- John Baldwin