From owner-cvs-src@FreeBSD.ORG  Mon Dec  3 10:50:58 2007
Return-Path: <owner-cvs-src@FreeBSD.ORG>
Delivered-To: cvs-src@FreeBSD.org
Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34])
	by hub.freebsd.org (Postfix) with ESMTP id DCD5916A418;
	Mon,  3 Dec 2007 10:50:58 +0000 (UTC)
	(envelope-from jkoshy@FreeBSD.org)
Received: from repoman.freebsd.org (repoman.freebsd.org
	[IPv6:2001:4f8:fff6::29])
	by mx1.freebsd.org (Postfix) with ESMTP id D386213C45D;
	Mon,  3 Dec 2007 10:50:58 +0000 (UTC)
	(envelope-from jkoshy@FreeBSD.org)
Received: from repoman.freebsd.org (localhost [127.0.0.1])
	by repoman.freebsd.org (8.14.1/8.14.1) with ESMTP id lB3AowRk055059;
	Mon, 3 Dec 2007 10:50:58 GMT
	(envelope-from jkoshy@repoman.freebsd.org)
Received: (from jkoshy@localhost)
	by repoman.freebsd.org (8.14.1/8.14.1/Submit) id lB3AowcL055057;
	Mon, 3 Dec 2007 10:50:58 GMT (envelope-from jkoshy)
Message-Id: <200712031050.lB3AowcL055057@repoman.freebsd.org>
From: Joseph Koshy <jkoshy@FreeBSD.org>
Date: Mon, 3 Dec 2007 10:50:58 +0000 (UTC)
To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org
X-FreeBSD-CVS-Branch: RELENG_7
Cc: 
Subject: cvs commit: src/sys/dev/hwpmc hwpmc_x86.c
X-BeenThere: cvs-src@freebsd.org
X-Mailman-Version: 2.1.5
Precedence: list
List-Id: CVS commit messages for the src tree <cvs-src.freebsd.org>
List-Unsubscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-src>,
	<mailto:cvs-src-request@freebsd.org?subject=unsubscribe>
List-Archive: <http://lists.freebsd.org/pipermail/cvs-src>
List-Post: <mailto:cvs-src@freebsd.org>
List-Help: <mailto:cvs-src-request@freebsd.org?subject=help>
List-Subscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-src>,
	<mailto:cvs-src-request@freebsd.org?subject=subscribe>
X-List-Received-Date: Mon, 03 Dec 2007 10:50:59 -0000

jkoshy      2007-12-03 10:50:58 UTC

  FreeBSD src repository

  Modified files:        (Branch: RELENG_7)
    sys/dev/hwpmc        hwpmc_x86.c 
  Log:
  MFC r1.6:
  "Revert revision 1.4.
  
   Intel CPUs with family 0x6, model 0xE and later (i.e., Intel Core(TM))
   have a PMC architecture that differs somewhat from previous CPUs in
   family 0x6.  Even though the basic programming model is similar, the
   documented set of legal values that may be loaded into their PMC MSRs
   differs from that of the previous PMCs in family 0x6 and reusing bit
   values legal for the older PMCs could result in undefined behaviour in
   the general case."
  
  Approved by:    re (gnn)
  
  Revision  Changes    Path
  1.5.2.1   +1 -1      src/sys/dev/hwpmc/hwpmc_x86.c