From owner-cvs-src@FreeBSD.ORG  Mon Dec  5 22:09:37 2005
Return-Path: <owner-cvs-src@FreeBSD.ORG>
X-Original-To: cvs-src@FreeBSD.org
Delivered-To: cvs-src@FreeBSD.org
Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125])
	by hub.freebsd.org (Postfix) with ESMTP id 4474D16A41F;
	Mon,  5 Dec 2005 22:09:37 +0000 (GMT) (envelope-from jhb@FreeBSD.org)
Received: from repoman.freebsd.org (repoman.freebsd.org [216.136.204.115])
	by mx1.FreeBSD.org (Postfix) with ESMTP id 811E243D69;
	Mon,  5 Dec 2005 22:09:30 +0000 (GMT) (envelope-from jhb@FreeBSD.org)
Received: from repoman.freebsd.org (localhost [127.0.0.1])
	by repoman.freebsd.org (8.13.1/8.13.1) with ESMTP id jB5M9Ucf061063;
	Mon, 5 Dec 2005 22:09:30 GMT (envelope-from jhb@repoman.freebsd.org)
Received: (from jhb@localhost)
	by repoman.freebsd.org (8.13.1/8.13.1/Submit) id jB5M9UFm061062;
	Mon, 5 Dec 2005 22:09:30 GMT (envelope-from jhb)
Message-Id: <200512052209.jB5M9UFm061062@repoman.freebsd.org>
From: John Baldwin <jhb@FreeBSD.org>
Date: Mon, 5 Dec 2005 22:09:30 +0000 (UTC)
To: src-committers@FreeBSD.org, cvs-src@FreeBSD.org, cvs-all@FreeBSD.org
X-FreeBSD-CVS-Branch: HEAD
Cc: 
Subject: cvs commit: src/sys/amd64/isa atpic.c src/sys/i386/isa atpic.c
X-BeenThere: cvs-src@freebsd.org
X-Mailman-Version: 2.1.5
Precedence: list
List-Id: CVS commit messages for the src tree <cvs-src.freebsd.org>
List-Unsubscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-src>,
	<mailto:cvs-src-request@freebsd.org?subject=unsubscribe>
List-Archive: <http://lists.freebsd.org/pipermail/cvs-src>
List-Post: <mailto:cvs-src@freebsd.org>
List-Help: <mailto:cvs-src-request@freebsd.org?subject=help>
List-Subscribe: <http://lists.freebsd.org/mailman/listinfo/cvs-src>,
	<mailto:cvs-src-request@freebsd.org?subject=subscribe>
X-List-Received-Date: Mon, 05 Dec 2005 22:09:37 -0000

jhb         2005-12-05 22:09:30 UTC

  FreeBSD src repository

  Modified files:
    sys/amd64/isa        atpic.c 
    sys/i386/isa         atpic.c 
  Log:
  Really slam the door on mixed mode now that we don't depend on it for a
  working IRQ0 with APIC anymore.  Previously, it was possible to have
  some other ATPIC IRQS "leak" through in a few edge cases.  For example, on
  my x86 test machine, ACPI re-routes the SCI (IRQ 9) to intpin 13 on the
  first I/O APIC.  This leaves a hole for IRQ 13 (since the APIC doesn't
  provide a source for IRQ 13 in that case) with the result that the ATPIC
  IRQ13 source was registered instead.  This changes the 8259A drivers to
  only register their interrupt sources if none of the 16 ISA IRQs have an
  interrupt source already installed.
  
  MFC after:      1 week
  
  Revision  Changes    Path
  1.17      +15 -0     src/sys/amd64/isa/atpic.c
  1.22      +15 -0     src/sys/i386/isa/atpic.c