From owner-cvs-src-old@FreeBSD.ORG Sun Mar 21 00:19:17 2010 Return-Path: Delivered-To: cvs-src-old@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 2BCC81065675 for ; Sun, 21 Mar 2010 00:19:17 +0000 (UTC) (envelope-from alc@FreeBSD.org) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 19B538FC15 for ; Sun, 21 Mar 2010 00:19:17 +0000 (UTC) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.3/8.14.3) with ESMTP id o2L0JG6k099631 for ; Sun, 21 Mar 2010 00:19:16 GMT (envelope-from alc@repoman.freebsd.org) Received: (from svn2cvs@localhost) by repoman.freebsd.org (8.14.3/8.14.3/Submit) id o2L0JGDw099630 for cvs-src-old@freebsd.org; Sun, 21 Mar 2010 00:19:16 GMT (envelope-from alc@repoman.freebsd.org) Message-Id: <201003210019.o2L0JGDw099630@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: svn2cvs set sender to alc@repoman.freebsd.org using -f From: Alan Cox Date: Sun, 21 Mar 2010 00:13:11 +0000 (UTC) To: cvs-src-old@freebsd.org X-FreeBSD-CVS-Branch: HEAD Subject: cvs commit: src/sys/amd64/amd64 mca.c src/sys/amd64/include specialreg.h X-BeenThere: cvs-src-old@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: **OBSOLETE** CVS commit messages for the src tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sun, 21 Mar 2010 00:19:17 -0000 alc 2010-03-21 00:13:11 UTC FreeBSD src repository Modified files: sys/amd64/amd64 mca.c sys/amd64/include specialreg.h Log: SVN rev 205402 on 2010-03-21 00:13:11Z by alc I am told by AMD that the machine check hardware on the instruction TLB won't generate bogus exceptions. Therefore, the implementation of the "unofficial" workaround needn't mask L1TP errors by the instruction cache unit. Revision Changes Path 1.10 +4 -7 src/sys/amd64/amd64/mca.c 1.60 +0 -1 src/sys/amd64/include/specialreg.h