From owner-freebsd-hackers@FreeBSD.ORG Sat Feb 11 17:05:23 2012 Return-Path: Delivered-To: freebsd-hackers@FreeBSD.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 4230A106564A; Sat, 11 Feb 2012 17:05:23 +0000 (UTC) (envelope-from avg@FreeBSD.org) Received: from citadel.icyb.net.ua (citadel.icyb.net.ua [212.40.38.140]) by mx1.freebsd.org (Postfix) with ESMTP id 2BDA98FC12; Sat, 11 Feb 2012 17:05:21 +0000 (UTC) Received: from porto.starpoint.kiev.ua (porto-e.starpoint.kiev.ua [212.40.38.100]) by citadel.icyb.net.ua (8.8.8p3/ICyb-2.3exp) with ESMTP id TAA01674; Sat, 11 Feb 2012 19:05:20 +0200 (EET) (envelope-from avg@FreeBSD.org) Received: from localhost ([127.0.0.1]) by porto.starpoint.kiev.ua with esmtp (Exim 4.34 (FreeBSD)) id 1RwGO0-000DMZ-5P; Sat, 11 Feb 2012 19:05:20 +0200 Message-ID: <4F369FCE.7080408@FreeBSD.org> Date: Sat, 11 Feb 2012 19:05:18 +0200 From: Andriy Gapon User-Agent: Mozilla/5.0 (X11; FreeBSD amd64; rv:10.0) Gecko/20120202 Thunderbird/10.0 MIME-Version: 1.0 To: Alexander Motin , freebsd-hackers@FreeBSD.org References: <4F2F7B7F.40508@FreeBSD.org> <4F366E8F.9060207@FreeBSD.org> In-Reply-To: <4F366E8F.9060207@FreeBSD.org> X-Enigmail-Version: 1.3.5 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Cc: Subject: Re: [RFT][patch] Scheduling for HTT and not only X-BeenThere: freebsd-hackers@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: Technical Discussions relating to FreeBSD List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 11 Feb 2012 17:05:23 -0000 on 11/02/2012 15:35 Andriy Gapon said the following: > It seems that on modern CPUs the caches are either inclusive or some smart "as > if inclusive" caches. As a result, if two cores have a shared cache at any > level, then it should be relatively cheap to move a thread from one core to the > other. E.g. if logical CPUs P0 and P1 have private L1 and L2 caches and a > shared L3 cache, then on modern processors it should be much cheaper to move a > thread from P0 to P1 than to some processor P2 that doesn't share the L3 cache Having read this paper http://www.cs.uwaterloo.ca/~brecht/courses/856/Possible-Readings/multicore/cache-performance-x86-2009.pdf I think that I have been too optimistic about the smartness of caches in some processors... -- Andriy Gapon