Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 10 Apr 2009 21:14:16 +0200
From:      =?utf-8?Q?Dag-Erling_Sm=C3=B8rgrav?= <des@des.no>
To:        Duncan Barclay <dmlb@dmlb.org>
Cc:        Lars Engels <lars.engels@0x20.net>, Vincent Hoffman <vince@unsane.co.uk>, Chuck Robey <chuckr@telenix.org>, freebsd-chat@freebsd.org
Subject:   Re: do we have support for the Beagle Board?
Message-ID:  <86r600uxrr.fsf@ds4.des.no>
In-Reply-To: <49DE5489.5060201@dmlb.org> (Duncan Barclay's message of "Thu, 09 Apr 2009 21:03:21 %2B0100")
References:  <49DD0DD2.8080806@telenix.org> <20090409085601.b54eb5y31ckwcwww@0x20.net> <49DDB2DA.9090409@unsane.co.uk> <49DE2449.8050007@telenix.org> <49DE5489.5060201@dmlb.org>

next in thread | previous in thread | raw e-mail | index | archive | help
Duncan Barclay <dmlb@dmlb.org> writes:
> The DSP is not a Cortex, it's the 64x series of TI DSP. The Cortex is
> Arm's latest CPU. Arm instruction sets are labeled as ArmV5, V6, V7
> etc. Then, Arm develop CPU cores that implement these:
>    ArmV5   ARM9xx such as an Arm926 processor
>    ArmV6   ARM1176 CPUs
>    ArmV7   ARM Cortex-A8, Cortex-A9s etc.
> These core's are then licensed to chip manufacturers for them to use.

So why didn't they just use a TI DaVinci or DaVinci HD?  It's an ARMv5
core and a 64x DSP on a single chip, with something like 2 MB of shared
SRAM.

DES
--=20
Dag-Erling Sm=C3=B8rgrav - des@des.no



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?86r600uxrr.fsf>