Date: Wed, 24 Mar 2004 17:53:19 -0800 (PST) From: Peter Wemm <peter@FreeBSD.org> To: Perforce Change Reviews <perforce@freebsd.org> Subject: PERFORCE change 49649 for review Message-ID: <200403250153.i2P1rJSb051088@repoman.freebsd.org>
next in thread | raw e-mail | index | archive | help
http://perforce.freebsd.org/chv.cgi?CH=49649 Change 49649 by peter@peter_wannabe on 2004/03/24 17:52:21 correct the CMOV bit. Correctly mask out the common bits that are the same in both amd and intel features. This part needs to go to i386 because the i386 baseline is broken. For example, it doesn't report the fast syscall bit. Affected files ... .. //depot/projects/hammer/sys/amd64/amd64/identcpu.c#23 edit Differences ... ==== //depot/projects/hammer/sys/amd64/amd64/identcpu.c#23 (text+ko) ==== @@ -337,7 +337,7 @@ * http://www.amd.com/products/cpg/athlon/techdocs/pdf/20734.pdf */ do_cpuid(0x80000001, regs); - printf("\n AMD Features=0x%b", regs[3], + printf("\n AMD Features=0x%b", regs[3] & ~(cpu_feature & 0x0183f3ff), "\020" /* in hex */ "\001FPU" /* Integral FPU */ "\002VME" /* Extended VM86 mode support */ @@ -354,7 +354,7 @@ "\015MTRR" /* Memory Type Range Registers */ "\016PGE" /* PG_G (global bit) support */ "\017MCA" /* Machine Check Architecture */ - "\020ICMOV" /* CMOV instruction */ + "\020CMOV" /* CMOV instruction */ "\021PAT" /* Page attributes table */ "\022PGE36" /* 36 bit address space support */ "\023RSVD" /* Reserved, unknown */
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?200403250153.i2P1rJSb051088>