Skip site navigation (1)Skip section navigation (2)
Date:      Wed, 8 Dec 2021 13:29:13 +0100
From:      Wojciech Macek <wma@semihalf.com>
To:        Emmanuel Vadot <manu@bidouilliste.com>
Cc:        Wojciech Macek <wma@freebsd.org>, src-committers <src-committers@freebsd.org>,  dev-commits-src-all@freebsd.org, dev-commits-src-main@freebsd.org
Subject:   Re: git: de9c000cedfe - main - sdhci_fsl_fdt: Add support for HS200/HS400 modes
Message-ID:  <CANsEV8ca9Xja4hon_97f%2B-N5UaMPn%2BVuFHX6cgvNyULmsez-JQ@mail.gmail.com>
In-Reply-To: <20211208113328.295de39f3c1b976d5c07531f@bidouilliste.com>
References:  <202112081021.1B8ALYH0041586@gitrepo.freebsd.org> <20211208113328.295de39f3c1b976d5c07531f@bidouilliste.com>

next in thread | previous in thread | raw e-mail | index | archive | help
--000000000000df7ea905d2a1a36e
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

Ah, sorry, I thought this one was ready as well. Please let me know if you
think sth needs to be changed, we'll do a follow up then

Wojtek

=C5=9Br., 8 gru 2021 o 11:33 Emmanuel Vadot <manu@bidouilliste.com> napisa=
=C5=82(a):

> On Wed, 8 Dec 2021 10:21:34 GMT
> Wojciech Macek <wma@FreeBSD.org> wrote:
>
> > The branch main has been updated by wma:
> >
> > URL:
> https://cgit.FreeBSD.org/src/commit/?id=3Dde9c000cedfe77c6da4929178fee571=
b1fd0cc80
> >
> > commit de9c000cedfe77c6da4929178fee571b1fd0cc80
> > Author:     Hubert Mazur <hum@semihalf.com>
> > AuthorDate: 2021-11-03 09:38:05 +0000
> > Commit:     Wojciech Macek <wma@FreeBSD.org>
> > CommitDate: 2021-12-08 10:21:02 +0000
> >
> >     sdhci_fsl_fdt: Add support for HS200/HS400 modes
> >
> >     The controller requires some custom logic to perform MMC tuning
> >     and to later switch to HS400 mode. Implement it supplying mmcbr_tun=
e
> >     and sdhci_set_uhs_timing devmethods respectivly. Since the latter
> >     is called unconditionally when the ios is updated we need to keep
> >     track of the tuning state in sc and execute the HS400 switch logic
> >     only when required.
> >
> >     Two HS200/HS400 related errata were implemented.
> >     1. In HS400 modes the clock divisors are limited to 4, 8, 12.
> >        Apply it by falling back to the closes, higher divider when
> needed.
> >     2. Hardware tuning procedure can sometimes fails. If that is the ca=
se
> >        fallback to the software tuning.
> >
> >     Reviewed by:            manu, mw
>
>  I did not review that one, it's way larger than the other ones so I
> wanted to have a look later.
>
> >     Obtained from:          Semihalf
> >     Sponsored by:           Alstom Group
> >     Differential revision:  https://reviews.freebsd.org/D33320
>
>
> --
> Emmanuel Vadot <manu@bidouilliste.com> <manu@freebsd.org>
>

--000000000000df7ea905d2a1a36e--



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?CANsEV8ca9Xja4hon_97f%2B-N5UaMPn%2BVuFHX6cgvNyULmsez-JQ>