Date: Mon, 18 Jul 2016 05:07:02 +0000 From: bugzilla-noreply@freebsd.org To: freebsd-ports-bugs@FreeBSD.org Subject: [Bug 210857] benchmarks/iozone: 'CACHE_LINE_SIZE' macro redefined (overriding machine/param.h ) (armv6 -mcpu=cortex-a7 for/on rpi2) Message-ID: <bug-210857-13-XFHbCCfKco@https.bugs.freebsd.org/bugzilla/> In-Reply-To: <bug-210857-13@https.bugs.freebsd.org/bugzilla/> References: <bug-210857-13@https.bugs.freebsd.org/bugzilla/>
next in thread | previous in thread | raw e-mail | index | archive | help
https://bugs.freebsd.org/bugzilla/show_bug.cgi?id=3D210857 --- Comment #1 from Mark Millard <markmi@dsl-only.net> --- (In reply to Mark Millard from comment #0) The line number in FreeBSD's param.h is possibly machine-type specific. # grep CACHE_LINE_SIZE /usr/include/machine/param.h * CACHE_LINE_SIZE is the compile-time maximum cache line size for an #define CACHE_LINE_SIZE (1 << CACHE_LINE_SHIFT) (Both amd64 and armv6 show this grep result.) If /usr/include/machine/param.h is (indirectly) included by the header file handling then there is likely a CACHE_LINE_SIZE macro definition present in FreeBSD based compiles for those architectures that have cache lines. I've been using the system clang 3.8.0 from 11.0 (-STABLE these days). Other compilers or compiler vintages may not necessarily report the redefinition = by default. My /etc/make.conf has just: WANT_QT_VERBOSE_CONFIGURE=3D1 # DEFAULT_VERSIONS+=3Dperl5=3D5.22 WRKDIRPREFIX=3D/usr/obj/portswork WITH_DEBUG=3D WITH_DEBUG_FILES=3D MALLOC_PRODUCTION=3D --=20 You are receiving this mail because: You are the assignee for the bug.=
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?bug-210857-13-XFHbCCfKco>