From owner-p4-projects@FreeBSD.ORG Mon Nov 12 07:47:24 2012 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id A5F052D3; Mon, 12 Nov 2012 07:47:24 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [69.147.83.52]) by hub.freebsd.org (Postfix) with ESMTP id 665832D1 for ; Mon, 12 Nov 2012 07:47:24 +0000 (UTC) (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: from skunkworks.freebsd.org (skunkworks.freebsd.org [IPv6:2001:4f8:fff6::2d]) by mx1.freebsd.org (Postfix) with ESMTP id 4C7428FC14 for ; Mon, 12 Nov 2012 07:47:24 +0000 (UTC) Received: from skunkworks.freebsd.org (localhost [127.0.0.1]) by skunkworks.freebsd.org (8.14.5/8.14.5) with ESMTP id qAC7lOOu054711 for ; Mon, 12 Nov 2012 07:47:24 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: (from perforce@localhost) by skunkworks.freebsd.org (8.14.5/8.14.5/Submit) id qAC7lNuk054708 for perforce@freebsd.org; Mon, 12 Nov 2012 07:47:23 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Date: Mon, 12 Nov 2012 07:47:23 GMT Message-Id: <201211120747.qAC7lNuk054708@skunkworks.freebsd.org> X-Authentication-Warning: skunkworks.freebsd.org: perforce set sender to bb+lists.freebsd.perforce@cyrus.watson.org using -f From: Robert Watson Subject: PERFORCE change 219757 for review To: Perforce Change Reviews Precedence: bulk X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.14 List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 12 Nov 2012 07:47:24 -0000 http://p4web.freebsd.org/@@219757?ac=10 Change 219757 by rwatson@rwatson_zenith_cl_cam_ac_uk on 2012/11/12 07:47:16 Flesh out CHERI load via capability macros. Affected files ... .. //depot/projects/ctsrd/cheribsd/src/sys/mips/include/cheri.h#14 edit Differences ... ==== //depot/projects/ctsrd/cheribsd/src/sys/mips/include/cheri.h#14 (text+ko) ==== @@ -192,11 +192,41 @@ * * XXXRW: immediates not yet supported by the assembler. */ +#define CHERI_CLB(rd, rt, offset, cb) do { \ + __asm__ __volatile__ ("clb %0, %1($c%2)" : \ + "=r" (rd) : "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +#define CHERI_CLH(rd, rt, offset, cb) do { \ + __asm__ __volatile__ ("clh %0, %1($c%2)" : \ + "=r" (rd) : "r" (rt), "i" (cb) : "memory"); \ +} while (0) + #define CHERI_CLW(rd, rt, offset, cb) do { \ __asm__ __volatile__ ("clw %0, %1($c%2)" : \ "=r" (rd) : "r" (rt), "i" (cb) : "memory"); \ } while (0) +#define CHERI_CLD(rd, rt, offset, cb) do { \ + __asm__ __volatile__ ("cld %0, %1($c%2)" : \ + "=r" (rd) : "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +#define CHERI_CLBU(rd, rt, offset, cb) do { \ + __asm__ __volatile__ ("clbu %0, %1($c%2)" : \ + "=r" (rd) : "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +#define CHERI_CLHU(rd, rt, offset, cb) do { \ + __asm__ __volatile__ ("clhu %0, %1($c%2)" : \ + "=r" (rd) : "r" (rt), "i" (cb) : "memory"); \ +} while (0) + +#define CHERI_CLWU(rd, rt, offset, cb) do { \ + __asm__ __volatile__ ("clwu %0, %1($c%2)" : \ + "=r" (rd) : "r" (rt), "i" (cb) : "memory"); \ +} while (0) + /* * Routines that modify or replace values in capability registers, and that if * if used on C0, require the compiler to write registers back to memory, and