From owner-p4-projects@FreeBSD.ORG Sat Jul 28 11:43:53 2012 Return-Path: Delivered-To: p4-projects@freebsd.org Received: by hub.freebsd.org (Postfix, from userid 32767) id 3391C1065672; Sat, 28 Jul 2012 11:43:52 +0000 (UTC) Delivered-To: perforce@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [69.147.83.52]) by hub.freebsd.org (Postfix) with ESMTP id DE8DD106566C for ; Sat, 28 Jul 2012 11:43:51 +0000 (UTC) (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: from skunkworks.freebsd.org (skunkworks.freebsd.org [IPv6:2001:4f8:fff6::2d]) by mx1.freebsd.org (Postfix) with ESMTP id C6CF78FC0C for ; Sat, 28 Jul 2012 11:43:51 +0000 (UTC) Received: from skunkworks.freebsd.org (localhost [127.0.0.1]) by skunkworks.freebsd.org (8.14.4/8.14.4) with ESMTP id q6SBhpPd040516 for ; Sat, 28 Jul 2012 11:43:51 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Received: (from perforce@localhost) by skunkworks.freebsd.org (8.14.4/8.14.4/Submit) id q6SBhpEa040513 for perforce@freebsd.org; Sat, 28 Jul 2012 11:43:51 GMT (envelope-from bb+lists.freebsd.perforce@cyrus.watson.org) Date: Sat, 28 Jul 2012 11:43:51 GMT Message-Id: <201207281143.q6SBhpEa040513@skunkworks.freebsd.org> X-Authentication-Warning: skunkworks.freebsd.org: perforce set sender to bb+lists.freebsd.perforce@cyrus.watson.org using -f From: Robert Watson To: Perforce Change Reviews Precedence: bulk Cc: Subject: PERFORCE change 215042 for review X-BeenThere: p4-projects@freebsd.org X-Mailman-Version: 2.1.5 List-Id: p4 projects tree changes List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Sat, 28 Jul 2012 11:43:53 -0000 http://p4web.freebsd.org/@@215042?ac=10 Change 215042 by rwatson@rwatson_svr_ctsrd_mipsbuild on 2012/07/28 11:43:17 Annotate in a comment that the clever MIPS assembly to detect when a timer interrupt fires during the run-up to executing a WAIT instruction to suspend the processor will need some equally clever (perhaps more clever) CP2 code to check PCC once we start running multiple security domains in the kernel. In the mean time, the current code should suffice. Affected files ... .. //depot/projects/ctsrd/cheribsd/src/sys/mips/mips/exception.S#7 edit Differences ... ==== //depot/projects/ctsrd/cheribsd/src/sys/mips/mips/exception.S#7 (text+ko) ==== @@ -643,6 +643,11 @@ /* * Check for getting interrupts just before wait + * + * XXXCHERI: Once we use variable CP2 PCC in the kernel, this check will also + * need to take that into account. In the mean time, the fact that we're in + * the kernel ring is sufficient to imply that PCC matches the kernel address + * space. */ MFC0 k0, MIPS_COP_0_EXC_PC ori k0, 0xf