Skip site navigation (1)Skip section navigation (2)
Date:      Sat, 31 Oct 2020 16:24:11 +0000 (UTC)
From:      Michal Meloun <mmel@FreeBSD.org>
To:        src-committers@freebsd.org, svn-src-all@freebsd.org, svn-src-stable@freebsd.org, svn-src-stable-12@freebsd.org
Subject:   svn commit: r367220 - stable/12
Message-ID:  <202010311624.09VGOB1Y036358@repo.freebsd.org>

next in thread | raw e-mail | index | archive | help
Author: mmel
Date: Sat Oct 31 16:24:11 2020
New Revision: 367220
URL: https://svnweb.freebsd.org/changeset/base/367220

Log:
  MFC r363123,r363510:
  
    r363123:
      Reverse the processing order of assigned clocks property.  Linux processes
      these clocks in reverse order and some DT relies on this fact. For example,
      the frequency setting for a given PLL is the last in the list, preceded by
      the frequency setting of its following divider or so...
    r363510:
      Revert r363123.  As Emanuel poited me the Linux processes these clock
      assignments in forward order, not in reversed. I misread the original code.
      Tha problem with wrong order for assigned clocks found in tegra (and some
      imx) DT should be reanalyzed and solved by different way.

Modified:
Directory Properties:
  stable/12/   (props changed)



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?202010311624.09VGOB1Y036358>