From owner-svn-doc-all@freebsd.org Wed Apr 20 14:32:03 2016
Return-Path:
Delivered-To: svn-doc-all@mailman.ysv.freebsd.org
Received: from mx1.freebsd.org (mx1.freebsd.org
[IPv6:2001:1900:2254:206a::19:1])
by mailman.ysv.freebsd.org (Postfix) with ESMTP id DDB26B16B50;
Wed, 20 Apr 2016 14:32:03 +0000 (UTC)
(envelope-from wblock@FreeBSD.org)
Received: from repo.freebsd.org (repo.freebsd.org
[IPv6:2610:1c1:1:6068::e6a:0])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(Client did not present a certificate)
by mx1.freebsd.org (Postfix) with ESMTPS id B84731256;
Wed, 20 Apr 2016 14:32:03 +0000 (UTC)
(envelope-from wblock@FreeBSD.org)
Received: from repo.freebsd.org ([127.0.1.37])
by repo.freebsd.org (8.15.2/8.15.2) with ESMTP id u3KEW2NG067594;
Wed, 20 Apr 2016 14:32:02 GMT (envelope-from wblock@FreeBSD.org)
Received: (from wblock@localhost)
by repo.freebsd.org (8.15.2/8.15.2/Submit) id u3KEW22d067593;
Wed, 20 Apr 2016 14:32:02 GMT (envelope-from wblock@FreeBSD.org)
Message-Id: <201604201432.u3KEW22d067593@repo.freebsd.org>
X-Authentication-Warning: repo.freebsd.org: wblock set sender to
wblock@FreeBSD.org using -f
From: Warren Block
Date: Wed, 20 Apr 2016 14:32:02 +0000 (UTC)
To: doc-committers@freebsd.org, svn-doc-all@freebsd.org,
svn-doc-head@freebsd.org
Subject: svn commit: r48687 - head/en_US.ISO8859-1/htdocs/news/status
X-SVN-Group: doc-head
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-BeenThere: svn-doc-all@freebsd.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: "SVN commit messages for the entire doc trees \(except for "
user" , " projects" , and " translations"
\)"
List-Unsubscribe: ,
List-Archive:
List-Post:
List-Help:
List-Subscribe: ,
X-List-Received-Date: Wed, 20 Apr 2016 14:32:04 -0000
Author: wblock
Date: Wed Apr 20 14:32:02 2016
New Revision: 48687
URL: https://svnweb.freebsd.org/changeset/doc/48687
Log:
Whitespace-only fixes, translators please ignore.
Modified:
head/en_US.ISO8859-1/htdocs/news/status/report-2016-01-2016-03.xml
Modified: head/en_US.ISO8859-1/htdocs/news/status/report-2016-01-2016-03.xml
==============================================================================
--- head/en_US.ISO8859-1/htdocs/news/status/report-2016-01-2016-03.xml Wed Apr 20 14:26:46 2016 (r48686)
+++ head/en_US.ISO8859-1/htdocs/news/status/report-2016-01-2016-03.xml Wed Apr 20 14:32:02 2016 (r48687)
@@ -230,10 +230,10 @@
- The pNFS server will be in need of testing during development
- or it will never progress to a near-production status. I
- hope to have code available in &os;'s Subversion project
- branch for testing in late spring 2016.
+ The pNFS server will be in need of testing during
+ development or it will never progress to a near-production
+ status. I hope to have code available in &os;'s Subversion
+ project branch for testing in late spring 2016.
@@ -258,13 +258,13 @@
This project aims to enable the use of the Signal Processing
Engine found in the NXP/Freescale e500v2 SoC. The SPE uses
- opcodes overlapping with those of Altivec, so they are mutually
- exclusive. Additionally, the e500v2 does not have a traditional
- FPU, and instead uses the SPE for all floating point operations
- (or emulation, as is currently done). Combined with the fact
- that the SPE ABI is incompatible with the traditional ABI, a new
- MACHINE_ARCH has been created to address these
- incompatibilities.
+ opcodes overlapping with those of Altivec, so they are
+ mutually exclusive. Additionally, the e500v2 does not have a
+ traditional FPU, and instead uses the SPE for all floating
+ point operations (or emulation, as is currently done).
+ Combined with the fact that the SPE ABI is incompatible with
+ the traditional ABI, a new MACHINE_ARCH has been created to
+ address these incompatibilities.
A project branch has been created for the work. A
powerpcspe kernel boots on the RouterBoard RB800, and the base
@@ -556,8 +556,8 @@
The driver supports all available Ethernet connections (1,
- 10, 30 Gbps) and the system can saturate a 10 Gbps link (on Tx)
- using 4 CPU cores.
+ 10, 30 Gbps) and the system can saturate a 10 Gbps link (on
+ Tx) using 4 CPU cores.
- Significantly improved overall I/O performance:
@@ -577,13 +577,9 @@
basis.
-
- Cavium
-
-
-
- Semihalf
-
+ Cavium
+
+ Semihalf
@@ -997,9 +993,7 @@