From owner-cvs-src-old@FreeBSD.ORG Thu Dec 3 04:06:58 2009 Return-Path: Delivered-To: cvs-src-old@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 2604D1065757 for ; Thu, 3 Dec 2009 04:06:57 +0000 (UTC) (envelope-from marcel@FreeBSD.org) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 9A54F8FC16 for ; Thu, 3 Dec 2009 04:06:57 +0000 (UTC) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.3/8.14.3) with ESMTP id nB346v0k090307 for ; Thu, 3 Dec 2009 04:06:57 GMT (envelope-from marcel@repoman.freebsd.org) Received: (from svn2cvs@localhost) by repoman.freebsd.org (8.14.3/8.14.3/Submit) id nB346vFg090306 for cvs-src-old@freebsd.org; Thu, 3 Dec 2009 04:06:57 GMT (envelope-from marcel@repoman.freebsd.org) Message-Id: <200912030406.nB346vFg090306@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: svn2cvs set sender to marcel@repoman.freebsd.org using -f From: Marcel Moolenaar Date: Thu, 3 Dec 2009 04:06:48 +0000 (UTC) To: cvs-src-old@freebsd.org X-FreeBSD-CVS-Branch: HEAD Subject: cvs commit: src/sys/ia64/ia64 machdep.c src/sys/ia64/include bus.h cpufunc.h ia64_cpu.h X-BeenThere: cvs-src-old@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: **OBSOLETE** CVS commit messages for the src tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 03 Dec 2009 04:06:58 -0000 marcel 2009-12-03 04:06:48 UTC FreeBSD src repository Modified files: sys/ia64/ia64 machdep.c sys/ia64/include bus.h cpufunc.h ia64_cpu.h Log: SVN rev 200051 on 2009-12-03 04:06:48Z by marcel Make sure bus space accesses use unorder memory loads and stores. Memory accesses are posted in program order by virtue of the uncacheable memory attribute. Since GCC, by default, adds acquire and release semantics to volatile memory loads and stores, we need to use inline assembly to guarantee it. With inline assembly, we don't need volatile pointers anymore. Itanium does not support semaphore instructions to uncacheable memory. Revision Changes Path 1.250 +2 -2 src/sys/ia64/ia64/machdep.c 1.23 +76 -76 src/sys/ia64/include/bus.h 1.24 +2 -2 src/sys/ia64/include/cpufunc.h 1.25 +68 -0 src/sys/ia64/include/ia64_cpu.h