From owner-cvs-src-old@FreeBSD.ORG Wed Jun 22 16:41:00 2011 Return-Path: Delivered-To: cvs-src-old@freebsd.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 6A5531065678 for ; Wed, 22 Jun 2011 16:41:00 +0000 (UTC) (envelope-from jkim@FreeBSD.org) Received: from repoman.freebsd.org (repoman.freebsd.org [IPv6:2001:4f8:fff6::29]) by mx1.freebsd.org (Postfix) with ESMTP id 57BE68FC1B for ; Wed, 22 Jun 2011 16:41:00 +0000 (UTC) Received: from repoman.freebsd.org (localhost [127.0.0.1]) by repoman.freebsd.org (8.14.4/8.14.4) with ESMTP id p5MGf0UM002586 for ; Wed, 22 Jun 2011 16:41:00 GMT (envelope-from jkim@repoman.freebsd.org) Received: (from svn2cvs@localhost) by repoman.freebsd.org (8.14.4/8.14.4/Submit) id p5MGf0Ue002585 for cvs-src-old@freebsd.org; Wed, 22 Jun 2011 16:41:00 GMT (envelope-from jkim@repoman.freebsd.org) Message-Id: <201106221641.p5MGf0Ue002585@repoman.freebsd.org> X-Authentication-Warning: repoman.freebsd.org: svn2cvs set sender to jkim@repoman.freebsd.org using -f From: Jung-uk Kim Date: Wed, 22 Jun 2011 16:40:45 +0000 (UTC) To: cvs-src-old@freebsd.org X-FreeBSD-CVS-Branch: HEAD Subject: cvs commit: src/sys/dev/acpica acpi_cpu.c src/sys/kern kern_clocksource.c src/sys/sys systm.h src/sys/x86/x86 tsc.c X-BeenThere: cvs-src-old@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: **OBSOLETE** CVS commit messages for the src tree List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 22 Jun 2011 16:41:00 -0000 jkim 2011-06-22 16:40:45 UTC FreeBSD src repository Modified files: sys/dev/acpica acpi_cpu.c sys/kern kern_clocksource.c sys/sys systm.h sys/x86/x86 tsc.c Log: SVN rev 223426 on 2011-06-22 16:40:45Z by jkim Set negative quality to TSC timecounter when C3 state is enabled for Intel processors unless the invariant TSC bit of CPUID is set. Intel processors may stop incrementing TSC when DPSLP# pin is asserted, according to Intel processor manuals, i. e., TSC timecounter is useless if the processor can enter deep sleep state (C3/C4). This problem was accidentally uncovered by r222869, which increased timecounter quality of P-state invariant TSC, e.g., for Core2 Duo T5870 (Family 6, Model f) and Atom N270 (Family 6, Model 1c). Reported by: Fabian Keil (freebsd-listen at fabiankeil dot de) Ian FREISLICH (ianf at clue dot co dot za) Tested by: Fabian Keil (freebsd-listen at fabiankeil dot de) - Core2 Duo T5870 (C3 state available/enabled) jkim - Xeon X5150 (C3 state unavailable) Revision Changes Path 1.97 +2 -0 src/sys/dev/acpica/acpi_cpu.c 1.17 +1 -0 src/sys/kern/kern_clocksource.c 1.297 +1 -0 src/sys/sys/systm.h 1.25 +13 -0 src/sys/x86/x86/tsc.c