From owner-freebsd-scsi@FreeBSD.ORG Fri May 12 03:55:07 2006 Return-Path: X-Original-To: freebsd-scsi@freebsd.org Delivered-To: freebsd-scsi@freebsd.org Received: from mx1.FreeBSD.org (mx1.freebsd.org [216.136.204.125]) by hub.freebsd.org (Postfix) with ESMTP id 3BF2216A47E for ; Fri, 12 May 2006 03:55:07 +0000 (UTC) (envelope-from alpha_eda@yahoo.co.in) Received: from n12a.bullet.sc5.yahoo.com (n12a.bullet.sc5.yahoo.com [66.163.187.155]) by mx1.FreeBSD.org (Postfix) with SMTP id E74F243D46 for ; Fri, 12 May 2006 03:55:06 +0000 (GMT) (envelope-from alpha_eda@yahoo.co.in) Received: from [66.163.187.120] by n12.bullet.sc5.yahoo.com with NNFMP; 12 May 2006 03:55:06 -0000 Received: from [66.218.69.4] by t1.bullet.sc5.yahoo.com with NNFMP; 12 May 2006 03:55:06 -0000 Received: from [66.218.66.71] by t4.bullet.scd.yahoo.com with NNFMP; 12 May 2006 03:55:06 -0000 Date: Fri, 12 May 2006 03:55:05 -0000 From: "alpha_eda" To: freebsd-scsi@freebsd.org Message-ID: User-Agent: eGroups-EW/0.82 MIME-Version: 1.0 Content-Type: text/plain; charset="ISO-8859-1" Content-Transfer-Encoding: quoted-printable X-Mailer: Yahoo Groups Message Poster X-Yahoo-Post-IP: 59.144.37.199 X-Yahoo-Newman-Property: groups-compose Sender: notify@yahoogroups.com Subject: Off Topic: Verification Engineers - World leader in EDA & Verification Solutions X-BeenThere: freebsd-scsi@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: SCSI subsystem List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 12 May 2006 03:55:13 -0000 Hi, We have an excellent opportunity for Functional Verification Engineers to design and implement Verification IP, work closely with customers and partners. To be a part of this high-tech company you need to have 1) Solid experience to create test plans for functional and timing verification of the memory controller design IP coded in Verilog 2) Exposure to synthesis and STA reports and analysis 3) Debug expertise in tool flow for Verilog based designs and netlists 4) Understanding of simulation, synthesis and static timing products and their interfaces. Education: BE/B.Tech, M.E/M.Tech/MS in EE or CS Experience: 5 - 8 Years If your skills match the above requirements, we would like to talk to you. Send in your resume to paul@alphaeus.com or give a call on the number below Thanks Vinay Paul alphaeus HR Ph: +91-0-98807 74263(M) E-mail: paul@alphaeus.com