From owner-freebsd-current@FreeBSD.ORG Thu Apr 10 21:59:38 2008 Return-Path: Delivered-To: current@FreeBSD.org Received: from mx1.freebsd.org (mx1.freebsd.org [IPv6:2001:4f8:fff6::34]) by hub.freebsd.org (Postfix) with ESMTP id 4C30F106564A; Thu, 10 Apr 2008 21:59:38 +0000 (UTC) (envelope-from sobomax@FreeBSD.org) Received: from sippysoft.com (gk1.360sip.com [72.236.70.240]) by mx1.freebsd.org (Postfix) with ESMTP id 0F90E8FC0A; Thu, 10 Apr 2008 21:59:37 +0000 (UTC) (envelope-from sobomax@FreeBSD.org) Received: from [192.168.0.36] ([204.244.149.125]) (authenticated bits=0) by sippysoft.com (8.13.8/8.13.8) with ESMTP id m3ALxZYJ058893 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-SHA bits=256 verify=NO); Thu, 10 Apr 2008 14:59:36 -0700 (PDT) (envelope-from sobomax@FreeBSD.org) Message-ID: <47FE8DBF.6010907@FreeBSD.org> Date: Thu, 10 Apr 2008 14:59:27 -0700 From: Maxim Sobolev Organization: Sippy Software, Inc. User-Agent: Thunderbird 2.0.0.12 (Windows/20080213) MIME-Version: 1.0 To: Poul-Henning Kamp References: <1248.1207863941@critter.freebsd.dk> In-Reply-To: <1248.1207863941@critter.freebsd.dk> Content-Type: text/plain; charset=KOI8-U; format=flowed Content-Transfer-Encoding: 7bit Cc: gnn@FreeBSD.org, Kris Kennaway , current@FreeBSD.org Subject: Re: TSC Timecounter and multi-core/SMP X-BeenThere: freebsd-current@freebsd.org X-Mailman-Version: 2.1.5 Precedence: list List-Id: Discussions about the use of FreeBSD-current List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 10 Apr 2008 21:59:38 -0000 Poul-Henning Kamp wrote: > In message <47FE7E0C.4070801@FreeBSD.org>, Maxim Sobolev writes: >> Kris Kennaway wrote: >>> gnn@freebsd.org wrote: >>>> Howdy, >>>> >>>> Is the TSC timecounter synchronized across multiple cores and/or >>>> processors? A quick search seems to indicate it's not but I'd like to >>>> find a definitive reference on the TSC. >>> Modern Intel systems tend to be synchronized, in my experience. >> I really doubt they are. As far as I know newest milti-core chips can >> modulate frequency of even suspend individual cores independently of >> each other, which would make such synchronization difficult to maintain >> if the power management is on. > > P4 (and I think most newer chips) have a TSC that runs independent > of the cpu clock frequency, and supposedly, always at constant rate. It can still be affected by the throttling. The p4tcc driver can for example can throttle separate processors independently. Quick google search brings this up: http://lkml.org/lkml/2005/11/4/173 -Maxim