Date: Thu, 19 Sep 2024 05:33:56 GMT From: Kevin Bowling <kbowling@FreeBSD.org> To: src-committers@FreeBSD.org, dev-commits-src-all@FreeBSD.org, dev-commits-src-main@FreeBSD.org Subject: git: 14561f1eda85 - main - ixl: Increase tx/rx ring size to 8160 Message-ID: <202409190533.48J5XuUW033653@gitrepo.freebsd.org>
next in thread | raw e-mail | index | archive | help
The branch main has been updated by kbowling: URL: https://cgit.FreeBSD.org/src/commit/?id=14561f1eda85fabfba2d764ca11e064ed871224e commit 14561f1eda85fabfba2d764ca11e064ed871224e Author: Kevin Bowling <kbowling@FreeBSD.org> AuthorDate: 2024-09-19 05:30:24 +0000 Commit: Kevin Bowling <kbowling@FreeBSD.org> CommitDate: 2024-09-19 05:30:24 +0000 ixl: Increase tx/rx ring size to 8160 I've verified the tx queue (table 8-22) in addition. DPDK commit message net/i40e: increase max descriptor queue length According to the Intel X710/XXV710/XL710 Datasheet, the maximum receive queue descriptor length is 0x1FE0 (8160 in base 10). This is specified as QLEN in table 8-12, page 1083. I've tested this change with an XXV710 NIC and it has positive effect on performance under high load scenarios. Where previously I'd get ~2000 packets/sec miss rate, now I get only ~40 packets/sec miss rate. Signed-off-by: Igor Gutorov <igootorov@gmail.com> Acked-by: Morten Brørup <mb@smartsharesystems.com> Acked-by: Bruce Richardson <bruce.richardson@intel.com> Obtained from: DPDK (ce9470f) MFC after: 1 week --- sys/dev/ixl/ixl.h | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/sys/dev/ixl/ixl.h b/sys/dev/ixl/ixl.h index f45354d29300..042e4e3e6e1a 100644 --- a/sys/dev/ixl/ixl.h +++ b/sys/dev/ixl/ixl.h @@ -122,7 +122,7 @@ * The driver currently always uses 32 byte Rx descriptors. */ #define IXL_DEFAULT_RING 1024 -#define IXL_MAX_RING 4096 +#define IXL_MAX_RING 8160 #define IXL_MIN_RING 64 #define IXL_RING_INCREMENT 32
Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?202409190533.48J5XuUW033653>