From owner-freebsd-current  Fri Sep 22 11:19:10 1995
Return-Path: owner-current
Received: (from root@localhost)
          by freefall.freebsd.org (8.6.12/8.6.6) id LAA12763
          for current-outgoing; Fri, 22 Sep 1995 11:19:10 -0700
Received: from meter.eng.uci.edu (root@meter.eng.uci.edu [128.200.85.3])
          by freefall.freebsd.org (8.6.12/8.6.6) with ESMTP id LAA12758
          for <freebsd-current@freebsd.org>; Fri, 22 Sep 1995 11:19:08 -0700
Received: from balboa.eng.uci.edu by meter.eng.uci.edu (8.6.12) id LAA01195; Fri, 22 Sep 1995 11:19:04 -0700
Received: from localhost.uci.edu by balboa.eng.uci.edu (8.6.12) id LAA23364; Fri, 22 Sep 1995 11:19:03 -0700
Message-Id: <199509221819.LAA23364@balboa.eng.uci.edu>
To: Brian Litzinger <brian@mediacity.com>
cc: freebsd-current@freebsd.org
Subject: Re: -current no longer sees my PCI bus 
In-reply-to: Your message of "Fri, 22 Sep 1995 00:49:16 PDT."
             <199509220749.AAA02536@MediaCity.com> 
Date: Fri, 22 Sep 1995 11:18:58 -0700
From: Steven Wallace <swallace@ece.uci.edu>
Sender: owner-current@freebsd.org
Precedence: bulk

> -current as of a sup at Fri Sep 22 00:15:40 PDT 1995 (with manual patch for
> sig11 problem) no longer recognizes my PCI bus on my Intel P5-90 PCI
> machine.  And hence doesn't see my adaptec 2940 controller.
> 

For all of you who's PCI bus is not recognized, here is a TEMPORARY
fix to get it working again until Stefan commits a real fix.

For those of you who are wondering, I have Triton chipset with
configuration mode 1, 32 device pci bridge:
	chip0 <Intel 82437 (Triton)> rev 1 on pci0:0
	chip1 <Intel 82371 (Triton)> rev 2 on pci0:7
So anyone who was working with a mode 1 bridge and is not anymore, should
try this patch.

Steven


*** i386/isa/pcibus.c.orig       Mon Sep 18 20:11:17 1995
--- i386/isa/pcibus.c    Thu Sep 21 23:11:02 1995
***************
*** 146,152 ****
  
  #define CONF1_ENABLE       0x80000000ul
  #define CONF1_ENABLE_CHK1  0xF0000001ul
! #define CONF1_ENABLE_MSK1  0x80000001ul
  #define CONF1_ENABLE_RES1  0x80000000ul
  #define CONF1_ENABLE_CHK2  0xfffffffful
  #define CONF1_ENABLE_RES2  0x80fffffcul
--- 146,152 ----
  
  #define CONF1_ENABLE       0x80000000ul
  #define CONF1_ENABLE_CHK1  0xF0000001ul
! #define CONF1_ENABLE_MSK1  0x80000000ul
  #define CONF1_ENABLE_RES1  0x80000000ul
  #define CONF1_ENABLE_CHK2  0xfffffffful
  #define CONF1_ENABLE_RES2  0x80fffffcul