Skip site navigation (1)Skip section navigation (2)
Date:      Fri, 9 Jan 1998 17:24:03 +1030
From:      Greg Lehey <grog@lemis.com>
To:        "Michael L. VanLoon -- HeadCandy.com" <michaelv@MindBender.serv.net>
Cc:        Mike Smith <mike@smith.net.au>, The Classiest Man Alive <ksmm@cybercom.net>, hardware@FreeBSD.ORG
Subject:   Re: LS-120, Riva 128, ASUS motherboard
Message-ID:  <19980109172403.43038@lemis.com>
In-Reply-To: <199801081717.JAA18735@MindBender.serv.net>; from Michael L. VanLoon -- HeadCandy.com on Thu, Jan 08, 1998 at 09:17:44AM -0800
References:  <199801081113.VAA00252@word.smith.net.au> <199801081717.JAA18735@MindBender.serv.net>

next in thread | previous in thread | raw e-mail | index | archive | help

On Thu, Jan 08, 1998 at 09:17:44AM -0800, Michael L. VanLoon -- HeadCandy.com wrote:
>
>>>>> Does anyone know if anything special needs to be done to get the ASUS
>>>>> P2L97 to work with more than 64 MB of RAM (BIOS settings, switches,
>>>>> anything)?
>
>>>> If this is a VX or TX board, forget it.
>
>>> Sheesh, is is that bad?  Actually I think that this is an LX board (if
>>> that's even one of the choices).  What's the technical reason that VX/TX
>>> boards can't have more than 64 MB?
>
>> They can, they just won't cache it.  If you're on an LX you're using a
>> PII, and you can ignore the above.
>
> As someone else mentioned, Tom's Hardware Guide is one good place to
> go for this info.  You can also go straight to Intel, though it would
> probably take some digging.

I've seen this claim before from numerous places, but they all refer
to Tom's Hardware Guide.  I've read the stuff there.  What he says is
that he can't see how the TX chipset can cache more than 64 MB without
an external tag RAM, and that he can't see how to support the tag RAM.
I have a TX board (IWill P55XB2) with 96 MB and something on the board
which looks like a tag RAM, but haven't got round to measuring it (or
even finding something I can measure with).  The board supports up to
256 MB, and nothing in the documentation refers to any cache
limitation.  I'd be very interested if somebody could come up with
independent information.

Greg



Want to link to this message? Use this URL: <https://mail-archive.FreeBSD.org/cgi/mid.cgi?19980109172403.43038>